


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

RadX_1B Board


RADAR Direct Convert Receiver Signal Chain




	SCHEMATIC			
	<DRAWING_TITLE_HEADER> <PRODUCT> <PRODUCT_1>			
	DESIGN VIEW	DRAWING NO.		REV
	<DESIGN_VIEW> PTD ENGINEER <PTD_ENGINEER>	-	-	
SIZE	SCALE	SHEET 1 OF 11		
D	<SCALE>			

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

ADL5380 I/Q DEMODULATOR




FILTERING FOR DEMOD/AMP INTERFACE




	SCHEMATIC		
	<DRAWING_TITLE_HEADER> <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. -	REV -
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>
SHEET 2 OF 11			

ADF4351 DEMOD LO

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



Demo Board MCL P/N: TB-270
Suggested PCB Layout (PL-137)




ANALOG DEVICES		SCHEMATIC		
<small>THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREIN MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.</small>		<DRAWING_TITLE_HEADER>		REV
		<PRODUCT>		-
<PRODUCT_1>		DESIGN VIEW	DRAWING NO.	REV
<DESIGN_VIEW>		-	-	-
PTD ENGINEER		SIZE	SCALE	SHEET 3 OF 11
<PTD_ENGINEER>		D	<SCALE>	

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

ADL5566 AMPLIFIER

ADC AIN



	SCHEMATIC		
	<DRAWING_TITLE_HEADER> <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. -	REV -
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>
SHEET 4 OF 11			



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

AD9652


DUAL ADC 310MS

AD9652

SG-BGA-6059



SYNC TEST-POINT








	SCHEMATIC		
	<DRAWING_TITLE_HEADER> <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW	DRAWING NO.	REV
PTD ENGINEER	-	-	-
<PTD_ENGINEER>	SCALE	SHEET 5 OF 11	
	<SCALE>		

ADC CLOCK SECTION

AD9517-4 35-310MHZ

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED











	SCHEMATIC		
	<DRAWING_TITLE_HEADER> <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW	DRAWING NO.	REV
	<DESIGN_VIEW> PTD ENGINEER <PTD_ENGINEER>	- SCALE <SCALE>	- SHEET 6 OF 11

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

REFERENCE CLOCK BUFFER/FANOUT CIRCUITRY

REFERENCE OSCILLATOR




	SCHEMATIC		
	<DRAWING_TITLE_HEADER> <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. -	REV -
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

POWER MANAGEMENT SECTION

ADP2370 SWITCHER




	SCHEMATIC		
	<DRAWING_TITLE_HEADER> <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. -	REV -
	PTD ENGINEER <PTD_ENGINEER>	SCALE <SCALE>	SHEET 8 OF 11

POWER MANAGEMENT SECTION (CONT)

3.3V REGULATORS

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




<p>THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN ANY MANNER FOR THE PURPOSES OF REPRODUCING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSES DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.</p>	SCHEMATIC		
	<DRAWING_TITLE_HEADER> <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. -	REV -
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>

SHEET 9 OF 11



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

POWER MANAGEMENT SECTION (CONT)

5.0V REGULATORS



1.8V REGULATORS







SCHEMATIC			
<DRAWING_TITLE_HEADER> <PRODUCT> <PRODUCT_1>			
DESIGN VIEW	DRAWING NO.		REV
<DESIGN_VIEW>	-		-
PTD ENGINEER	SCALE	SHEET 10 OF 11	
<PTD_ENGINEER>	<SCALE>		

FMC CIRCUITRY

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


PCB SIDE

FPGA SIDE




BIDIRECTIONAL
LEVEL TRANSLATE
FOR ADC SPI

BIDIRECTIONAL
LEVEL TRANSLATE
FOR CLOCK AND
LO SPI



EEPROM



SCHEMATIC			
<DRAWING_TITLE_HEADER> <PRODUCT> <PRODUCT_1>			
DESIGN VIEW	DRAWING NO.		REV
<DESIGN_VIEW>	-		-
PTD ENGINEER	SCALE	SHEET 11 OF 11	
<PTD_ENGINEER>	<SCALE>		

ANALOG DEVICES

THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.