

THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.							
RELAY CONTROL CHART							
CONTROL	CODE	DEVICE	FUNCTION	CONNECTOR			

JUMPER TABLE		
JP#	ON	OFF
1		
2		
3		
4		
5		

\* SEE ASSEMBLY INSTRUCTIONS



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
B	PER ALP3421C	APR13	S. FOSS

P.O SPEC.	BK/BD SPEC.	SOCKET OEM	OEM PART#	HANDLER


TEMPLATE ENGINEER - HARDWARE SERVICES - HARDWARE SYSTEMS - TEST ENGINEER - COMPONENT ENGINEER - TEST PROCESS - HARDWARE RELEASE - DESIGNER E. CONDA TEST ENGINEER S. FOSS CHECKER -	DATE           APR13   APR13	<h2 style="margin: 0;">SCHEMATIC</h2> <h3 style="margin: 10px 0 0 0;">AD9265 EVALUATION BOARD</h3>	
MASTER PROJECT TEMPLATE <DRAWING_TITLE6> TESTER TEMPLATE - UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES DECIMALS X.XX +-0.010 FRACTIONS +-1/32 ANGLES +-2		DRAWING NO. <b>02_A03421</b>	REV. <b>B</b>
SIZE <b>D</b> SCALE <SCALE>-		SHEET 1 OF 7	



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



SPI CIRCUITRY




	<b>SCHEMATIC</b>		
	AD9265 EVALUATION BOARD		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_A03421	REV B
	PTD ENGINEER S. FOSS	SIZE <b>D</b>	SCALE <SCALE>

SHEET 2 OF 7


# ANALOG INPUT CIRCUITRY

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

AMP  
AIN



XFMR  
AIN  
(DEFAULT)



	<b>SCHEMATIC</b>		
	AD9265 EVALUATION BOARD		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_A03421	REV B
	PTD ENGINEER S. FOSS	SIZE D	SCALE <SCALE>



SHEET 3 OF 7

# CLOCK CIRCUITRY

(DEFAULT)

## REVISIONS


REV	DESCRIPTION	DATE	APPROVED




	SCHEMATIC		
	AD9265 EVALUATION BOARD		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_A03421	REV B
	PTD ENGINEER S. FOSS	SIZE D	SCALE <SCALE>

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


### OPTIONAL CLOCK PATH CIRCUIT



### CHARGE PUMP FILTER








### DECOUPLING



	<b>SCHEMATIC</b>		
	AD9265 EVALUATION BOARD		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_A03421	REV B
	PTD ENGINEER S. FOSS	SIZE D	SCALE <SCALE>

SHEET 5 OF 7

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED





	<b>SCHEMATIC</b>		
	AD9265 EVALUATION BOARD		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_A03421	REV B
	PTD ENGINEER S. FOSS	SIZE D	SCALE <SCALE>

THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF ANALOG DEVICES. THE EQUIPMENT DESIGN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.

SHEET 6 OF 7

# POWER SUPPLY CIRCUITRY

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



	<b>SCHEMATIC</b>		
	AD9265 EVALUATION BOARD		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_A03421	REV B
	PTD ENGINEER S. FOSS	SIZE <b>D</b>	SCALE <SCALE>

THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF ANALOG DEVICES. THE EQUIPMENT DESIGN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.