



# WCBM Mote Firmware Guide

---

---

---

## Wireless CbM Mote Firmware Guide (1.0.1R Project Revision)

---

*Rev.4*

Code base: C code

---

Created: 25/10/2018 2:21 P.M.

Author: Tom Sharkey

Last Modified: 11/01/2021 3:43 PM

Modified by: Tom Sharkey

---

## Contents

1 Overview.....	3
2 Tool Requirements and Environment Setup.....	4
3 Code Structure.....	9
3.1 Initialisation:.....	11
3.2 Communication State Machine: .....	12
3.3 Data Handle, State Machine: .....	14

## Revision History:

Rev.0 - Initial Document

Rev.1 – General Edits

Rev.2 – General Edits

Rev.3 – Addition of Tool Requirements and Environment Setup section

Rev. 4 – General Edits

## 1 Overview

This document provides an overview of the example firmware provided with the Condition Based Monitoring (CBM) kit. Companion documents are the “Getting Started Guide” provided with the CBM kit. This particular document version is based on the features available in the CBM code version referred to in the document title.

The purposes of this document are to enable the user to setup the firmware project in IAR Embedded Workbench, and to provide a high-level understanding of the programme structure, flow, and interactions, and to be able to customise the code. Please note that this code example is purely that – an example, and has not been tested or qualified in any way for production.

The embedded C code for the hardware in this project makes use of SmartMesh IP mesh network technology. The guide depicts a sample application that has been built on top of this SmartMesh framework. There are many functions which will not be discussed in this guide but can be investigated further using SmartMesh documentation. [<https://dustcloud.atlassian.net/wiki/spaces/ALLDOC/overview?mode=glob>]

A summary of the various C project files is given below:

- Main user application files:
  - main\_prog.c \*(top level application code with state machine)
  - scheduler.c (kernel module for managing scheduling timers, main loop)
  - SmartMesh\_RF\_cog.c (SmartMesh functions for mote communication and callbacks)
  - ADC\_channel\_read.c (initialise adc and holds adc sampling and fft math functions)
  - SPI0\_ADXL362.c (SPI functions for interfacing with the ADXL362)
  - SPI1\_AD7685.c (SPI functions for interfacing with the AD7685)
- ADuCM4050 drivers and libraries – provided in the relevant IAR CMSIS pack.
- SmartMesh library source files:
  - dn\_endianness.c
  - dn\_hdlc.c
  - dn\_ipmt.c
  - dn\_lock.c
  - dn\_serial\_mt.c
  - dn\_uart\_handle.c

In the following code structure section, the high-level functionality of the main user application files will be explained.




Figure 1: Hardware Overview

## 2 Tool Requirements and Environment Setup

This project has been compiled and built in the IAR Embedded Workbench IDE version 8.22.2. The use of older versions may result in broken project options and/or project options not being fully transferred over and dependencies not working – these will then need to be manually set up.


The project depends on the installation of the appropriate CMSIS pack in IAR Embedded Workbench, which enables the correct ADuCM4050 drivers and libraries to be installed, as these are not shipped with the source code. The relevant SmartMESH libraries are included in the source code. If the project does not open correctly due to version mismatch – for example – the project can be set up from scratch as shown in the next steps.

Copy the directories provided in the 'C firmware' folder to your PC (src, ext, include, project) maintaining the same directory structure. If you are using IAR EWB ver. 8.22.2 or newer, the project should open successfully. The project is found in the 'project' directory of the provided files. Open the 'cbm.eww' workspace file in IAR EWB. If this opens successfully, with no broken project options, follow steps 3-7 below to install the correct CMSIS driver package for the ADuCM4050 microcontroller. It is also worth checking the remaining steps to ensure that the Project Options are set correctly and all of the required source files are present.


If the project cannot be opened successfully, follow all of the steps below to set up the project from scratch in IAR Embedded Workbench.

## WCBM Mote Firmware Guide

1. Delete all of the files with the name 'cbm.\*' in the 'project' folder (e.g. cbm.eww, cbm.ewt etc). Delete the 'project\settings' folder. These will be recreated in the next steps. Ensure that the 'ADuCM4050\_moreSRAM.icf' file is NOT deleted.
2. File->New Workspace
3. Project->CMSIS-Pack->Pack Installer
4. Select ADuCM4x50\_DFP->3.2.0, right-click this package, and select install
5. Select ARM -> CMSIS -> 5.7.0, right-click and install, then press OK. Versions may vary for the DFP and CMSIS packages, but the version installed should be the same or newer than the versions shown.



6. Project->Create New Project->Empty CMSIS Pack Project
7. Select ADuCM4x50




8. Select Pack Components shown below. These components may be highlighted in orange until all the correct options are highlighted, but should turn green when all options are selected correctly.


Software Components	Sel.	Variant	Vendor	Version	Description
ADuCM4050	<input checked="" type="checkbox"/>		AnalogDevices		<a href="#">ARM Cortex-M4 52 MHz, 96 kB RAM, 508 kB ROM</a>
Board Support	<input checked="" type="checkbox"/>	EV-COG-AD4050LZ	AnalogDevices	3.1.0	<a href="#">Analog Devices EV-COG-AD4050LZ Evaluation Board</a>
CMSIS	<input checked="" type="checkbox"/>				<a href="#">Cortex Microcontroller Software Interface Components</a>
CORE	<input checked="" type="checkbox"/>		ARM	5.1.2	<a href="#">CMSIS-CORE for Cortex-M, SC000, SC300, ARMv8-M</a>
DSP	<input type="checkbox"/>		ARM	1.5.2	<a href="#">CMSIS-DSP Library for Cortex-M, SC000, and SC300</a>
NN Lib	<input type="checkbox"/>		ARM	1.1.0	<a href="#">CMSIS-NN Neural Network Library</a>
RTOS (API)	<input type="checkbox"/>			1.0.0	<a href="#">CMSIS-RTOS API for Cortex-M, SC000, and SC300</a>
RTOS2 (API)	<input type="checkbox"/>			2.1.3	<a href="#">CMSIS-RTOS API for Cortex-M, SC000, and SC300</a>
Device	<input checked="" type="checkbox"/>				<a href="#">Startup, System Setup</a>
Cycle Count	<input type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">Common utility functions for ADuCM4x50 examples</a>
Drivers	<input checked="" type="checkbox"/>				<a href="#">Analog Devices driver components for ADuCM4x50 devices</a>
ADC	<input checked="" type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">ADC</a>
BEEP	<input type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">BEEP</a>
CRC	<input type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">CRC</a>
Crypto	<input type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">Crypto</a>
DMA	<input checked="" type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">DMA</a>
Flash	<input type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">Flash Controller</a>
GPIO	<input checked="" type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">GPIO</a>
I2C	<input type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">I2C</a>
Interrupt	<input type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">External Interrupt</a>
Power	<input checked="" type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">System Clock and Power Management</a>
RNG	<input type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">Random Number Generator</a>
RTC	<input type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">RTC</a>
SPI	<input checked="" type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">SPI</a>
SPORT	<input type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">SPORT</a>
TMR	<input checked="" type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">GP Timer</a>
UART	<input checked="" type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">UART</a>
WDT	<input checked="" type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">WDT</a>
Examples Support	<input checked="" type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">Common utility functions for ADuCM4x50 examples</a>
Global Configuration	<input checked="" type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">Global configuration files for ADuCM4x50 drivers</a>
Silicon Revision	<input checked="" type="checkbox"/>	0.0		3.2.0	<a href="#">Silicon Revision 0.0</a>
Startup	<input checked="" type="checkbox"/>		AnalogDevices	3.2.0	<a href="#">System Startup for ADuCM4x50</a>

9. Save the project in the 'project' folder. The source files will then be at the correct level relative to the project.


10. Project->Add Files: Add the source files provided, to the project (user application files, and SmartMESH library files) from the src, src/system, and ext/SmartMesh/src folders. These can be organized in Groups if desired (Project->Add Group). There is no need to add the header files in the various 'include' folders to the project explicitly as these will be added as compiler search options in step 10.




11. Project->Options->C/C++ Compiler: Add the include directories shown below \$PROJ\_DIR\$..\include and \$PROJ\_DIR\$..\ext\SmartMesh\include



## 12. Project->Options->General Options->Target: Select the floating-point unit VFPv4 single precision




## 13. Project->Options->General Options->Library Configuration: Ensure that DSP library is checked




## 14. Project->Options->Linker, Select Override default and enter \$PROJ\_DIR\$\ADuCM4050\_moreSRAM.icf





15. Project->Options->Debugger->Setup. Select J-Link/J-Trace in the Driver selection. Ensure also that in the Download tab for the Debugger options, Use flash loader is selected.



16. File->Save Workspace (in the 'project' directory)
17. Project->Rebuild All


The project should compile and link without errors and be ready to download and debug to the mote.

## 3 Code Structure

The function of the main program is to:

- Initiate a connection between mote and manager
- Sample acceleration data via ADC
- Transmit raw and FFT data
- Handle changing sampling parameters from the manager

The overall operation of the program is depicted in Figure 2, with the initialization, communication state machine, and data handling state machine, scheduler timing, and data format depicted in the following sections.



**Figure 2: High Level Diagram**

### 3.1 Initialisation:

Name	Description
<b>Clock dividers</b>	Simple constants that set frequencies corresponding to hardware clock frequencies. These are used throughout the code, such as when setting clock dividers later in initialization.
<b>Mote parameters</b>	My reply and my error are variables set for the user to make use of. They are currently not used in this version of the program. NET_ID is used to store the network ID number of the manager. Join_duty is a value between 0 and 255, and decides how quickly the mote will join the network, at the cost of greater energy usage. Ms_per_packet is used to set the millisecond gap between packets received.
<b>Initialisation of Mote and Variables and Peripherals (UART)</b>	Initializes variables necessary for application function. Calls dn_uart_init which initializes the UART of the microcontroller.
<b>Start Scheduler</b>	Begins and verifies correct function of the timer.
<b>State machines</b>	The main body of the program. The CONNECT and TRANSMIT state machines are described in further detail below. They are responsible for joining the mote to the network and beginning the flow of data between mote and manager (both directions).




Figure 3: Initialisation

### 3.2 Communication State Machine:




Figure 4: Communication State Machine

---

## WCBM Mote Firmware Guide

State	Description
<b>Boot Status</b>	A state that is only used for program startup.
<b>Mote Status</b>	This is the “idle” state for the mote. The mote begins the state machine here (after moving on from boot status). The program will return to this state if it reaches a program timeout, meaning it could not successfully connect to the network.
<b>Open Socket</b>	Here the mote schedules a connection to the manager. The mote is initializing a TCP three-way handshake by sending a request to begin a session with the manager.
<b>Bind Socket</b>	If the manager returns an OK to the open socket request, the mote moves into the bind socket state. A socket must be bound before data can be streamed from mote to manager.
<b>Set NetID</b>	If the bind socket state returns a success, the set NetID state is entered. This sets the ID of the network with a constant (NETID) chosen before program launch– the default is 2425.
<b>Get NetID</b>	Stores the network ID chosen by the set NetID state as a variable.
<b>Set JoinDC</b>	Sets the join duty cycle. This variable goes between 1 and 255 and determines how quickly a mote joins the manager. Choosing a high duty cycle (255 -> 100%) will allow the network to form more rapidly but the motes will also use more power.
<b>Join</b>	The mote will attempt to search for a network with the same NetID and join it.
<b>Request Service</b>	Request new / changed service level – triggers on bandwidth change event.
<b>SendTo</b>	Final state of the mote. In this state, the mote will send the adcData Buffer to the manager whenever the data is available.

### 3.3 Data Handle, State Machine:

more data is available for reading. The mote then returns to the NEW\_PARAM phase. This cycle will continue until the program closes or the mote loses connection to the network.

State	Description
<b>NEW_PARAM</b>	This state acts as a “double buffer” for parameter changes to the mote. It checks for updates to the sampling frequency and resolution at the beginning of the state machine. These parameters cannot be changed again until we return to the new parameter state. This ensures that key parameters do not change during the execution of the state machine as a result of multithreading.
<b>ACQ</b>	Here the mote acquires data from the ADC. It reads in the data from the UART to the adcBuffer. When this stage has completed, we have a buffer that is full of “RAW” adc data, but the FFT has not yet been calculated and appended to the buffer.
<b>CALC</b>	In this state we make use of some basic ARM math functions to fourier transform the raw data. It then appends this fft data to the adcBuffer, which is now ready to be transmitted to the manager. The transmission of data also begins in this state.
<b>TX</b>	TX is the transmission state, and the mote will remain here until it detects that the entire ADC data buffer has been successfully sent.
<b>WAIT</b>	Following transmission of the data, the mote remains in the wait state until a flag is set indicating that





Figure 5: Data Handle State Machine



**Formatting data to be sent (shown for a sample size of 512 words):**



*Figure 8: Packets for transmission*