## **Configuring Custom HDL Models with AXI-Lite Registers using Simulink**

Tools and Recommended Versions:

- Vivado: 2021.1 (Vitis 2021.1 should also be installed)
- MATLAB: R2021B\_U4 or 2022B\_U4

Make sure that the "SoC Blockset" and "SoC Blockset Support Package for Xilinx Devices" Add-ons are installed.

Overview	SoC Blockset by MathWorks Design, evaluate, and implement SoC hardware and software architectures	Learn Mo
Overview		

SoC Blockset<sup>™</sup> provides Simulink<sup>®</sup> blocks and visualization tools for modeling, simulating, and analyzing hardware and software architectures for ASICs, FPGAs, programmable systems-on-chip (SoCs), and multicore microcontrollers/microprocessors. SoC Blockset lets you simulate memory and internal and external connectivity, as well as scheduling and OS effects, using generated test traffic or real I/O data. You can quickly explore different system architectures, estimate interface complexity for hardware and software partitioning, and evaluate software performance and hardware utilization. When used with Embedded Coder and HDL Coder, SoC Blockset implements applications for Xilinx<sup>®</sup> and Intel<sup>®</sup> FPGAs, programmable SoCs such as Xilinx UltraScale+<sup>™</sup> MPSoC and RFSoC devices, and multicore microcontrollers/microprocessors such as Texas Instruments C2000<sup>™</sup> MCUs.

#### Figure 1. SoC Blockset Add-On

Installed Overview Review	SoC Blockset Support Package for Xilinx Devices by MathWorks SoC Blockset Team STATE Design, analyze, and prototype for Xilinx SoC and FPGA devices Hardware Support vs (9) Discussions (9)	1,7K Downloads D Updated 19 Dec 2022 Learn More Manage
SoC Blockset <sup>™</sup> Suppor devices using SoC Bloc customization, software Supported third-party so	Package for Xilinx® Devices enables you to model, simulate, analyze, and prototype hardware and software architectures on Xilinx set. The support package features key capabilities including <i>I/O</i> data recording, software profiling, FPGA diagnostics, Linux® and hardware code generation (with required coder products), and custom board support. Itware and hardware.	Requires Simulink SoC Blockset MATLAB Release Compatibility Created with R2019a Compatible with R2019a to R2023a
		Platform Compatibility v WindowsmacOS v Linux

Figure 2. SoC Blockset Support Package for Xilinx Devices Add-On

• Recommended terminal for Windows: Cygwin (<u>https://cygwin.com</u>)

#### Instructions to Build the Toolbox from Terminal:

>git clone https://github.com/analogdevicesinc/HighSpeedConverterToolbox.git

>cd HighSpeedConverterToolbox

>git submodule update --init --recursive

>git checkout lldk\_axi4lite\_examples

>cd CI/scripts

>make build HDLBRANCH=dev\_lldk\_rebase

>export ADI\_IGNORE\_VERSION\_CHECK=TRUE

Launch Matlab from the root of HighSpeedConverterToolbox folder .



Figure 3. High Speed Converter Toolbox Sources

#### right click on test -> Add to Path -> Selected folders and subfolders

#### right click on hdl -> Add to Path -> Selected folders and subfolders

In the Matlab command window set the path to Vivaldo installation folder. The tool path should be replaced with the user's Vivado path.

# e.g. hdlsetuptoolpath('ToolName', 'Xilinx Vivado', 'ToolPath', '</opt/Xilinx/Vivado/2021.1/bin/vivado>')

Expand the test folder and double click on the desired Simulink test model, as shown in Figure 4.



Figure 4. Simulink Test Model

After opening the Simulink model, right click on the HDL\_DUT and launch the HDL Workflow Advisor as shown in Figure 5, and Figure 6.



Figure 5. HDL Workflow Advisor Launching



Figure 6. Simulink Device Under Test

ind: • • •		
P HDI Workflow Advisor	HDL Workflow Advisor	
🕨 🎯 1. Set Target	HDL Workflow Advisor facilit	ates BTL code (VHDL/Verilog) and testbench
G 2. Prepare Model For HDL Code     G 3 HDL Code G	Warning	ms synthesis tasks by invoking a
Advisor. Please so	pplying model's target hardware settings in the HDL Wor ee the Diagnostic Viewer for details. OK	and annotates critical path information rkflow a to set a particular workflow and ary for full deployment. Each task kflow. The HDL Workflow Advisor results of each task. If the task fails, it v to modify the model to complete the
	Legend     Not Run     Passed	
	<ul> <li>Failed</li> <li>Warning</li> <li>Group Folder - run in a</li> <li>Procedure Folder - run</li> <li>Running this check trig</li> <li>-&gt;&gt;&gt; "Run All" in progress.</li> </ul>	iny order i sequentially ggers an Update Diagram.
	<ul> <li>Failed</li> <li>Warning</li> <li>Group Folder - run in a</li> <li>Procedure Folder - run</li> <li>Running this check trig</li> <li>&gt;&gt;&gt; "Run All" in progress.</li> </ul>	iny order i sequentially ggers an Update Diagram.
	<ul> <li>Failed</li> <li>Warning</li> <li>Group Folder - run in a</li> <li>Procedure Folder - run</li> <li>Running this check trig</li> <li>&gt;&gt;&gt; "Run All" in progress.</li> <li>Report: <u>Vreport_1.html</u></li> <li>Date/Time: 04-Oct-2022 13:</li> </ul>	iny order sequentially ggers an Update Diagram. 12:40

Close this expected warning that will appear, as shown in Figure 7.

Figure 7. Expected HDL Workflow Advisor Warning

1.1 Select IP Core Generation, choose the desired project and carrier from the dropdown list and check the Allow unsupported version box. Change the project folder name if desired. Finally press the Run this Task button.

	HDL Workflow Advisor - testModel_bitswitch/HDL_DU	т		- a		
File Edit Run Help						
Find: 🗾 🔹 🗇						
<ul> <li>B HDL Workflow Advisor</li> <li>✓ ● 1. Set Target</li> </ul>	1.1. Set Target Device and Synthesis Tool Analysis (^Triggers Update Diagram)					
<ul> <li>^1.1. Set Target Device and Synthesis Tool</li> <li>^1.2. Set Target Reference Design</li> <li>^1.3. Set Target Interface</li> <li>&gt; @ 2. Prepare Model For HDL Code Generation</li> <li>&gt; @ 3. HDL Code Generation</li> <li>&gt; @ 4. Embedded System Integration</li> </ul>	Set Target Device and Synthesis Tool for HDL code generation Input Parameters					
	Target workflow: IP Core Generation			•		
	Target platform: AnalogDevices LLDK ZED		- Launch Boa			
	Synthesis tool: Xilinx Vivado - Tool version:	2021.1	Allow unsupported version	Refresh		
	Family: Zynq	- Device: xc7z020				
	Package: clg484 - Speed: -1					
	Project folder: hdl_prj Browse					
	Run This Task					
	Result: 🥝 Passed					
	Warning Version 2021.1 of tool Xillinx Vivado is not supported in HDL Workflow further tasks. Attempting to continue using this tool version.           Warning Embedded Coder Support Package for Xillinx Zynq Platform is not instal recommended to complete the installation before proceeding.	Advisor. Using incompatible led, which may be required to	tool version, HDL Workflow Advisor n o run task(s): Generate Simulink softwa	aay not be able to rur re interface model It	is	
	Passed Set Target Device and Synthesis Tool.					
	,			Help Ap	2	

Figure 8. Set Target Device and Synthesis Tool

1.2 Choose the TX configuration, then run the task.

	HDL Workflow Advis	or - testModel/HDL_DUT	- • ×
File Edit Run Help			
Find: 🔹 💠 💠			
	1.2. Set Target Beference Design		
Register HDL Workflow Advisor	1.2. Set larget kererence Design		
🕶 🎯 1. Set Target	Analysis (* Inggers Update Diagram)		
^1.1. Set Target Device and Synthesi	Set target reference	0	
<ul> <li>^1.2. Set Target Reference Design</li> <li>^1.3. Set Target Interface</li> <li>&gt; Researce Medal For HDL Code Conserti</li> </ul>	Input Parameters	*	
	Reference design: U.DK ZED (TX)		
2. Prepare Model For HDL Code Generati			
3 HDL Code Generation	Reference design tool version: 2021.1		
3.1. Set HDL Options	Reference design parameters		
^3.2. Generate RTL Code and IP Core	Parameter	Value	
<ul> <li>Embedded System Integration</li> </ul>	HDL Project Subfolder	lldk_fmc	
4.1. Create Project	HDL Project Carrier	zed	
4.2. Generate Software Interface	Reference Type	tx	
4.3. Build FPGA Bitstream	FPGA Boad	ZED	
4.4. Program Target Device	Preprocess	off	
	Postprocess	off	
	Insert JTAG MATLAB as AXI Master(H	off *	
	Run This Task Result: 🔮 Passed		
	Warning Could not apply IOInterface set HDL Workflow Advisor for the followin are: No Interface Specified; FPGA Data OUT [0:15]; IP Load Tx Data OUT; ILI [0:7]; . Default or last valid setting is app these changes in the HDL Workflow Adv commands.	ting "AD9361 DAC Data 10 [0:15]" to port "testModel g reason: Invalid target interface 'AD9361 DAC Data 1 copture - JTAC, XXI+1, LIDK DAC Data DK DAC Data 2 OUT [0:15]; LLDK DAC Data 3 OUT liled instead. If you are using the HDL Workflow Com isor and using "Export to Script" to automatically ger	/HDL_DUT/out1" in Task 1.2 of the 0 [0:15] for port 'out1', valid choices 0 OUT [0:15]: LLDK DAC Data 1 [0:15]: LLDK DAC Data 4 OUT "[0:15]: LLDK DAC Data 4 OUT mand Line Interface, consider making errate the appropriate 'hdlset_param'
•			<u>H</u> elp Apply

Figure 9. Set Target Reference Design

1.3 Assign the data ports as described in Figure 9 and Figure 10, add as many Input/Output registers as you need. Table 1 shows port descriptions for HDL DUT Tx Reference Design.

	1.3. Set Target Interfa	ce					
▼ 🔞 HDL Workflow Advisor	Analysis (^Triggers Upda	ate Diagram)					
<ul> <li>I. Set Target</li> <li>1.1. Set Target Device and Synthesis Too</li> <li>1.1. Set Target Reference Design</li> </ul>	Set target interface for Input Parameters	HDL code gen	eration				
<ul> <li>^1.3. Set Target Interface</li> <li>2. Prepare Model For HDL Code Generation</li> <li>2.1. Check Model Settings</li> <li>3. HDL Code Generation</li> <li>3.1. Set HDL Options</li> </ul>	Processor/FPGA sync Enable HDL DUT o Target platform inter	hronization: F utput port gen face table	ree running eration for te	est points	*		
^3.2. Generate RTL Code and IP Core	Port Name	Port Type	Data Type	Target Platform Interfaces	Interface Mapping	Interface Options	
▼ 6 4. Embedded System Integration	in1	Inport	int16	IP Data 0 IN [0:15]	<ul> <li>[0:15]</li> </ul>		
4.1. Create Project	in2	Inport	int16	IP Data 1 IN [0:15]	[0:15]		
4.2. Generate Software Interface	in3	Inport	int16	IP Data 2 IN [0:15]	▼ [0:15]		
🤣 4.3. Build FPGA Bitstream	in4	Inport	int16	IP Data 3 IN [0:15]	▼ [0:15]		
4.4. Program Target Device	in5	Inport	int16	AXI4-Lite	▼ x"100"	Options	
	in6	Inport	int16	AXI4-Lite	▼ x"104"	Options	
	in7	Inport	int16	No Interface Specified	-		
	in8	Inport	int16	No Interface Specified	•		
	. validIn1	Inport	boolean	IP Valid Tx Data IN	▼ [0]		
	validIn2	Inport	boolean	No Interface Specified	•		
	out1	Outport	int16	LLDK DAC Data 0 OUT [0:15]	[0:15]		
	out2	Outport	int16	LLDK DAC Data 1 OUT [0:15]	· [0:15]		
	out3	Outport	int16	LLDK DAC Data 2 OUT [0-15]	▼ [0·15]		Ŧ

Figure 10. Set Input Target Interface

▼ 🚳 HDL Workflow Advisor	1.3. Set Target Interfa	<b>ce</b> ite Diagram)					
<ul> <li>I. Set Target</li> <li>1.1. Set Target Device and Synthesis Too</li> <li>1.2. Set Target Reference Design</li> </ul>	Set target interface for Input Parameters	HDL code gei	neration				
<ul> <li>^1.3. Set Target Interface</li> <li>② 2. Prepare Model For HDL Code Generation</li> <li>② 2.1. Check Model Settings</li> <li>③ 3. HDL Code Generation</li> <li>③ 3.1 Set HDL Options</li> </ul>	Processor/FPGA synch Enable HDL DUT of Target platform interf	nronization: utput port ger face table	Free running neration for te	est points		•	
3.1. Set HDL Options 3.2. Generate RTL Code and IP Core	Port Name	Port Type	Data Type	Target Platform Interfaces	Interface Mapping	Interface Options	-
<ul> <li>Embedded System Integration</li> </ul>	validIn1	Inport	boolean	IP Valid Tx Data IN	<b>-</b> [0]		
4.1. Create Project	validIn2	Inport	boolean	No Interface Specified	•		
4.2. Generate Software Interface	out1	Outport	int16	LLDK DAC Data 0 OUT [0:15]	[0:15]		
4.3. Build FPGA Bitstream	out2	Outport	int16	LLDK DAC Data 1 OUT [0:15]	· [0:15]		
E 4.4. Program Target Device	out3	Outport	int16	LLDK DAC Data 2 OUT [0:15]	· [0:15]		
	out4	Outport	int16	LLDK DAC Data 3 OUT [0:15]	<ul> <li>[0:15]</li> </ul>		
	out5	Outport	int16	AXI4-Lite	▼ x"108"		
	out6	Outport	int16	AXI4-Lite	x"10C"		
	out7	Outport	int16	No Interface Specified	•		
	out8	Outport	int16	No Interface Specified	•		
	validOut1	Outport	boolean	IP Load Tx Data OUT	▼ [0]		
	validOut2	Outport	boolean	No Interface Specified	•		-

Figure 11. Set Output Target Interface

Interface signal name	Width	Description
IP Data 0 IN	16	Custom IP data input signal. This signal is connected to the AXI_LTC2387_0 IP ADC DATA port in the ADI reference design.
IP Data 1 IN	16	Custom IP data input signal. This signal is connected to the AXI_LTC2387_1 IP ADC DATA port in the ADI reference design.
IP Data 2 IN	16	Custom IP data input signal. This signal is connected to the AXI_LTC2387_2 IP ADC DATA port in the ADI reference design.
IP Data 3 IN	16	Custom IP data input signal. This signal is connected to the AXI_LTC2387_3 IP ADC DATA port in the ADI reference design.
IP Valid Tx Data IN	1	Input signal that has logic 1 value for a clock cycle period when the data starts to be valid.
CN0585 DAC Data 0 OUT	16	AD3552R_0 DAC 0 channel data. To be used as input into the AD3552R interface IP.
CN0585 DAC Data 1 OUT	16	AD3552R_0 DAC 1 channel data. To be used as input into the AD3552R interface IP.
CN0585 DAC Data 2 OUT	16	AD3552R_1 DAC 0 channel data. To be used as input into the AD3552R interface IP.
CN0585 DAC Data 3 OUT	16	AD3552R_1 DAC 1 channel data. To be used as input into the AD3552R interface IP.
IP Load Tx Data OUT	1	Custom IP output signal used to notify the design that the IP is ready to receive new input data. Output signal that has to be logic '1' for a clock cycle period when the data starts to be valid.

Table 1: HDL DUT Ports for Transmit Reference Design (Tx)

AXI registers are defined in the Simulink model as input or output ports (AXI-lite option is selected in "Target Platform Interfaces" column. Register addresses are set in "Interface Mapping" column and written like x"<number of bits that can be used, hex address>".) AXI registers that are input ports are write-only, and AXI registers that are output ports are read-only. If you connect those two together in the model, you now have a read-only register connected to the write-only register so it is readable, but at a different address.

1.4 Run the task, as shown in Figure 12.

	HDL Workflow Advisor - testModel_bitswitch/HDL_DUT	0	
File Edit Run Help			
Find: 🔹 🗢 🗢			
<ul> <li>Workflow Advisor</li> <li>Set Target</li> </ul>	2.1. Check Model Settings Analysis		
<ul> <li>^1.1. Set Target Device and Synthesis Tool</li> <li>^1.2. Set Target Reference Design</li> <li>^1.3. Set Target Interface</li> <li>&gt; 2.1. Set Target Interface</li> <li>&gt; 2.1. Check Model For HDL Code Generation</li> <li>&gt; 2.1. Check Model Settings</li> <li>&gt; 3. HDL Code Generation</li> </ul>	Check basic model-level settings for HDL code generation. To run additional HDL code generation compatibility checks, click the button below to launch the HDL Code Advisor (opens in a separate window). Input Parameters HDL Code Advisor	9	
<ul> <li>Image: A. Embedded System Integration</li> </ul>	Run This Task		
	Result: @ Passed Passed To nin additional compatibility checks, click the button to launch the HDI. Code Advisor (opens in a senarate window).		

Figure 12. Check Model Settings

2.1 Select Verilog for the HDL Code Generation Settings, then run task as shown in Figure 13.





2.2 Check the Enable readback on AXI4 slave write registers as described in Figure 14.

▼ 🔞 HDL Workflow Advisor	3.2. Generate RTL Code and IP Core	
<ul> <li>I. Set Target</li> <li>A 1 1 Set Target Device and Synthesis Top</li> </ul>	Generate RTL code and IP core for embedded system	
<ul> <li>1.1. Set Target Bevice and Synthesis roo</li> <li>1.2. Set Target Reference Design</li> </ul>	Input Parameters	
<ul> <li>^1.3. Set Target Interface</li> <li>2. Prepare Model For HDL Code Generation</li> </ul>	IP core name: HDL_DUT_ip	
<ul> <li>2.1. Check Model Settings</li> <li>3. HDL Code Generation</li> </ul>	IP core version: 1.0	
3.1. Set HDL Options	IP core folder: hdl_prj/ipcore/HDL_DUT_ip_v1_0	
<ul> <li>3.2. Generate RTL Code and IP Core</li> <li>4. Embedded System Integration</li> </ul>	IP repository:	Browse
<ul> <li>4.1. Create Project</li> <li>4.2. Constate Software Interface</li> </ul>	Additional source files:	Add Source
<ul> <li>4.2. Generate Software Interface</li> <li>4.3. Build FPGA Bitstream</li> </ul>	FPGA Data Capture buffer size: 128	
4.4. Program Target Device	FPGA Data Capture maximum sequence depth: 1	
	AXI4 Slave ID Width: 12	
	AXI4 slave port to pipeline register ratio: auto	•
	Generate IP core report	
	Enable readback on AXI4 slave write registers	
	Generate default AXI4 slave interface	
	Expose DUT clock enable input port	
	Run This Task	

Figure 14. Generate RTL code and IP Core

3.1 Run the task (this will create the Vivado block design in the hdl\_prj/vivado\_ip\_prj folder, or the project folder name that was chosen in 1.1), as shown in Figure 15.

	HDL Workflow Advisor - testModel_bitswitch/HDL_DUT
file Edit Run Help	
Find: 🚽 🗢 🗢	
<ul> <li>Find:</li> <li>→ ↓ ↓ ↓</li> <li>→ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓</li></ul>	4.1. Create Project         Analysis         Create project for embedded system tool         Input Parameters         Embedded system tool: [Xiinx Vivado with IP Integrator         Project folder: [hd] pri/Vivado.jp_pri         Synthesis objective: None         Enable IP caching         Run This Task         Result: ● Passed         Passed Create Project.         Task * Create Project.

Figure 15. Create Project

3.2 Run the task in Figure 16.



Figure 16. Generate Software Interface

3.3 Choose the "Custom" option for the Tcl file synthesis build, then Browse for the adi\_build.tcl file located under HighSpeedConverterToolbox/CI/scripts, as shown in Figure 17. A bash prompt will open, and you can see the entire build process log file, as shown in Figure 17 and Figure 18. This step usually takes about an hour.



Figure 17. Build FPGA Bitstream



Figure 18. Build FPGA Bitstream Task Complete Message

In the end you will get this message, and the generated BOOT.BIN file will be located here, Figure 19.



Figure 19. Location of BOOT.BIN File

3.4 Program target device

This tab in the HDL Workflow Advisor is incompatible with The ADI SD card flow. Instead, choose one of the following methods to update the BOOT.BIN file on the SD card.

After the BOOT.BIN file is generated, you have 2 options:

- Copy the BOOT.BIN file on the SD Card directly.
- Send it via network using a terminal (CMD for Windows machine): 1. Go to the folder where the BOOT.BIN file is:

## HighSpeedConverterToolbox/hdl\_prj/vivado\_ip\_prj/boot

2. Run this command:

#### scp BOOT.BIN root@<your\_board\_ip>:/boot

Finally, reboot the board.

**Register Access Options:** 

AXI-Lite registers in HDL\_DUT can be accessed using one of the below three options:

1. PyADI-IIO

git clone https://github.com/analogdevicesinc/pyadi-iio.git

git checkout cn0585\_axi\_reg

cd pyadi-iio

## export PYTHONPATH=C:/work/python\_LLDK/documentation\_clone/pyadi-iio/

## The path is the location where you cloned the pyadi-iio repository.

> ../pyadi-iio > pip install .

>../pyadi-iio > pip install -r requirements.txt

>../pyadi-iio > pip install -r requirements\_dev.txt

>../pyadi-iio> python examples/cn0585\_fmcz\_example.py ip:<your\_board\_ip>

The updated version of the console output will contain these 2 new lines:

## AXI4-Lite 0x108 register value: 0xC

#### AXI4-Lite 0x10c register value: 0xD

These are the functions that were added to be able to access the HDL DUT IP registers trough AXI4-Lite:

hdl\_dut\_write\_channel.axi4\_lite\_register\_write(0x100, 0xc)

hdl\_dut\_write\_channel.axi4\_lite\_register\_write(0x104, 0xd)

reg\_value = hdl\_dut\_read\_channel.axi4\_lite\_register\_read(0x108)
reg\_value1 = hdl\_dut\_read\_channel.axi4\_lite\_register\_read(0x10c)

print("AXI4-Lite 0x108 register value:", reg\_value)
print("AXI4-Lite 0x10c register value:", reg\_value1)

#### 2. MATLAB

- 1. Open the CN0585StreamingTest.m file in Matlab
- 2. Update the board\_ip variable with your board IP.
- 3. Run the CN0585StreamingTest.m example.

The output described by Figure 20 can be observed in the Command Window.



Figure 20. MATLAB Command Window Output

These are the functions that were added to be able to access the HDL DUT IP registers trough AXI4-Lite:

write\_reg = soc.libiio.aximm.WriteHost(devName='mwipcore0:mmwrchannel0',IPAddress=board\_ip);

read\_reg = soc.libiio.aximm.WriteHost(devName='mwipcore0:mmrdchannell',IPAddress=board\_ip); write\_reg.writeReg(hex2dec('100'),85)

write\_reg.writeReg(hex2dec('104'),22)

- 3. Simulink
  - 1. From the HighSpeedConverterToolbox/test folder open the cn0585\_host\_axi4\_lite\_read\_write\_example.slx file.
  - 2. Update the IP address for all the blocks existing in the host diagram.



Figure 21. Host Simulink Block Diagram