

SUPPLIES

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

D
C
B
A

D
C
B
A

8

7

6


5

4


3

2

1



DUT DECOUPLING DETAILS
PLACE .001UF AS CLOSE TO DUT PINS AS POSSIBLE



SCHEMATIC			
AD6676 FMC EVAL BOARD			
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13039	REV D	
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>	SHEET 2 OF 7


THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DEEMED DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREIN MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

CLOCK INPUT OPTIONS

REMOVE BOTH R95 AND R100 WHEN USING EXTERNAL CLKIN SIGNAL SOURCE.

Y1 CAN ALSO USE FOX 774B-200-37
200MHZ FIXED XO



Y1 FREQUENCY SELECTION

FS0	FS1	FREQ MHZ
0	0	125
S	0	150
0	S	200
S	S	250

0 = OPEN


S = SHORT

	SCHEMATIC		
	AD6676 FMC EVAL BOARD		
	<PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13039	REV D
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>	
		SHEET 4 OF 7	

REFERENCE OPTIONS FOR FPGA JESD204B RXPLL


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

DIVIDER PATH
OPTION FOR RF CLKIN



DIVIDE-BY-N


OPTIONAL EXT.
DIRECT DECCLK



CLKIN
BUFFERED OPTION

DEC-BY-N FPGA_OE_N FPGA_S1 FPGA_S0 AD6676






32	0	0	0	MODE	DEC
24	0	0	1	1	32
16	0	1	0	2	24
12	0	1	1	3	16
				4	12



	SCHEMATIC		
	AD6676 FMC EVAL BOARD		
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13039	REV D	
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>	SHEET 5 OF 7

FMC BUFFERED, AC COUPLED SERDOUT & EEPROM AGC & RESET EXTERNAL OPTION





REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



	SCHEMATIC		
	AD6676 FMC EVAL BOARD		
	<PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13039	REV D
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>	SHEET 6 OF 7

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

CONNECTOR SHOULD MOUNT ON SOLDER SIDE (BOTTOM).



- DECCLK -> 2.5V LVDS
- SERDOUT -> CML
- DSYSREF DIFF -> 2.5V LVDS
- DSYNCB DIFF -> 2.5V LVDS
- CSB, SDO, SDI, SCLK -> LVCMOS 1.8V
- AGC1-AGC4, RESETB -> LVCMOS 1.8V

SCHEMATIC			
		AD6676 FMC EVAL BOARD	
DESIGN VIEW		<PRODUCT_1>	
PTD ENGINEER		<PTD_ENGINEER>	
DRAWING NO. HSC 13039		REV D	
SIZE D		SCALE <SCALE>	
SHEET 7		OF 7	