

6

5

4


3

2



1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:


FMC-LPC Connector




EEPROM required in VITA standard I2C line pull-up resistors on FPGA board



2K2 Pull-ups for 1st I2C bus (None needed for 2nd I2C bus)



Power-on reset and reset by FPGA of SDP daughter board



Power LED

COMPANY: ANALOG DEVICES			
TITLE: SDP-FMC INTERPOSER BOARD			
DRAWN: E. WALSH	DATED: 14/12/11	CODE: <Code>	SIZE: C
CHECKED: E. WALSH	DATED: <Checked Date>	DRAWING NO: SDP-I-FMC	REV: 1
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	SHEET: 1 of 2
RELEASED: <Released By>	DATED: <Release Date>		

6

5

4



3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:


SDP Connector



- CON_RESETOUT | J2-57 | RESET_OUT
- CON_SPORT_RSCLK | J2-92 | SPORT_RSCLK
- CON_SPORT_RFS | J2-90 | SPORT_RFS
- CON_SPORT_DR0 | J2-91 | SPORT1_D0
- CON_SPORT_DR1 | J2-31 | SPORT1_D1
- CON_SPORT_TSCLK | J2-87 | SPORT_TSCLK
- CON_SPORT_TFS | J2-89 | SPORT_TFS
- CON_SPORT_DT0 | J2-88 | SPORT_DT0
- CON_SPORT_DT1 | J2-32 | SPORT_DT1
- CON_SER_INT | J2-35 | SERIAL_INT
- CON_SPL_SEL_A | J2-85 | SPL_SEL_A
- CON_SPL_SEL_B | J2-37 | SPL_SEL_B
- CON_SPL_SEL_C | J2-38 | SPL_SEL_C
- CON_SPL_MOSI | J2-84 | SPI_MOSI
- CON_SPL_MISO | J2-83 | SPI_MISO
- CON_SPL_CLK | J2-82 | SPI_CLK
- CON_I2C0_SDA | J2-80 | SDA_0
- CON_I2C0_SCL | J2-79 | SCL_0
- CON_I2C1_SDA | J2-41 | SDA_1
- CON_I2C1_SCL | J2-42 | SCL_1
- CON_UART_RX | J2-59 | UART_RX
- CON_UART_TX | J2-62 | UART_TX
- CON_GPIO[0] | J2-43 | GPIO_0
- CON_GPIO[1] | J2-78 | GPIO_1
- CON_GPIO[2] | J2-44 | GPIO_2
- CON_GPIO[3] | J2-77 | GPIO_3
- CON_GPIO[4] | J2-45 | GPIO_4
- CON_GPIO[5] | J2-76 | GPIO_5
- CON_GPIO[6] | J2-47 | GPIO_6
- CON_GPIO[7] | J2-74 | GPIO_7
- CON_TMR_A | J2-48 | TMR_A
- CON_TMR_B | J2-73 | TMR_B
- CON_TMR_D | J2-72 | TMR_D

- CON_PAR_DATA[15] | J2-110 |
- CON_PAR_DATA[14] | J2-12 |
- CON_PAR_DATA[13] | J2-13 |
- CON_PAR_DATA[12] | J2-108 |
- CON_PAR_DATA[11] | J2-14 |
- CON_PAR_DATA[10] | J2-107 |
- CON_PAR_DATA[9] | J2-15 |
- CON_PAR_DATA[8] | J2-106 |
- CON_PAR_DATA[7] | J2-16 |
- CON_PAR_DATA[6] | J2-105 |
- CON_PAR_DATA[5] | J2-18 |
- CON_PAR_DATA[4] | J2-103 |
- CON_PAR_DATA[3] | J2-19 |
- CON_PAR_DATA[2] | J2-102 |
- CON_PAR_DATA[1] | J2-20 |
- CON_PAR_DATA[0] | J2-101 |

- CON_CLKOUT | J2-71 | CLOCKOUT
- CON_PAR_RD | J2-21 | PAR_RD
- CON_PAR_WR | J2-100 | PAR_WR
- CON_PAR_CS | J2-22 | PAR_CS
- CON_PAR_INT | J2-99 | PAR_INT
- CON_PAR_ADDR[3] | J2-24 | PAR_A3
- CON_PAR_ADDR[2] | J2-97 | PAR_A2
- CON_PAR_ADDR[1] | J2-25 | PAR_A1
- CON_PAR_ADDR[0] | J2-96 | PAR_A0
- CON_PAR_FS[3] | J2-26 | PAR_FS3
- CON_PAR_FS[2] | J2-95 | PAR_FS2
- CON_PAR_FS[1] | J2-27 | PAR_FS1
- CON_PAR_CLK | J2-94 | PAR_CLK



COMPANY:				ANALOG DEVICES			
TITLE:				SDP-FMC INTERPOSER BOARD			
DRAWN:	E. WALSH	DATED:	14/12/11	CODE:	SIZE:	DRAWING NO:	REV:
CHECKED:	E. WALSH	DATED:	<Checked Date>	<Code>	C	SDP-I-FMC	1
QUALITY CONTROL:	<QC By>	DATED:	<QC Date>	SCALE: <Scale>		SHEET: 2 of 2	
RELEASED:	<Released By>	DATED:	<Release Date>				