

6

5

4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

D

C



C

B

B


A

A



COMPANY: ANALOG DEVICES			
TITLE: SDP-H1 (BLACKFIN - POWER)			
DRAWN: EW + DP + MMcC	DATED: 06/Jun/12	CODE:	SIZE: A2
CHECKED: TBD	DATED:	DRAWING NO:	REV: 1.1
QUALITY CONTROL:	DATED:	TBD SAP #	
RELEASED:	DATED:	SCALE: SHEET: 1 OF 13	

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY:				ANALOG DEVICES			
TITLE:				SDP-H1 (BLACKFIN - MEMORY)			
DRAWN:	EW + DP + MMcC	DATED:	06/Jun/12	CODE:	SIZE:	DRAWING NO:	REV:
CHECKED:	TBD	DATED:			A2	TBD SAP #	1.1
QUALITY CONTROL:		DATED:					
RELEASED:		DATED:					
SCALE:						SHEET: 2 OF 13	

6

5



4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY: ANALOG DEVICES			
TITLE: SDP-H1 (BLACKFIN - CLOCK_USB)			
DRAWN: EW + DP + MMcC	DATED: 06/Jun/12	CODE:	SIZE: A2
CHECKED: TBD	DATED:	DRAWING NO: TBD SAP #	REV: 1.1
QUALITY CONTROL:	DATED:	SHEET: 3 OF 13	
RELEASED:	DATED:	SCALE:	

6

5








4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY: ANALOG DEVICES			
TITLE: SDP-H1 (BLACKFIN - I/O)			
DRAWN: EW + DP + MMcC	DATED: 06/Jun/12	CODE:	REV: 1.1
CHECKED: TBD	DATED:	SIZE: A2	DRAWING NO: TBD SAP #
QUALITY CONTROL:	DATED:	SCALE:	
RELEASED:	DATED:	SHEET: 4 OF 13	

6

5

4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

D

C



C

B

B

A

A




Future Use

- J2-50
- J2-51
- J2-53
- J2-54
- J2-55
- J2-70
- J2-68
- J2-67
- J2-66

- J2-7
- J2-114
- J2-8
- J2-113
- J2-9
- J2-112
- J2-10
- J2-111

- CONA_PAR_D[0:15]
 - J2-110: CONA_PAR_D15
 - J2-12: CONA_PAR_D14
 - J2-13: CONA_PAR_D13
 - J2-108: CONA_PAR_D12
 - J2-14: CONA_PAR_D11
 - J2-107: CONA_PAR_D10
 - J2-15: CONA_PAR_D9
 - J2-106: CONA_PAR_D8
 - J2-16: CONA_PAR_D7
 - J2-105: CONA_PAR_D6
 - J2-18: CONA_PAR_D5
 - J2-103: CONA_PAR_D4
 - J2-19: CONA_PAR_D3
 - J2-102: CONA_PAR_D2
 - J2-20: CONA_PAR_D1
 - J2-101: CONA_PAR_D0

- J2-71: CLOCKOUT (CLKOUT_BUF)
- J2-21: PAR_RD (ARE)
- J2-100: PAR_WR (AWE)
- J2-22: PAR_CS (ASYNC_AMS0)
- J2-99: PAR_INT (PG9/TMR5/RSCLK0A/TAC15)
- J2-24: PAR_A3 (A[1:19] A4)
- J2-97: PAR_A2 (A3)
- J2-25: PAR_A1 (A2)
- J2-96: PAR_A0 (A1)
- J2-26: PAR_FS3 (PG6/DTOPRIA/TMR2/PPL_FS3)
- J2-95: PAR_FS2 (PG5/TMR1/PPL_FS2)
- J2-27: PAR_FS1 (PJ0/PP1_FS1/TMRO)
- J2-94: PAR_CLK (PJ1/PP1_CLK/TMRCLK)



COMPANY:		ANALOG DEVICES		
TITLE:		SDP-H1 (BLACKFIN - CONNECTOR A)		
DRAWN: EW + DP + MMCC	DATED: 06/Jun/12	CODE:	SIZE: A2	DRAWING NO: TBD SAP #
CHECKED: TBD	DATED:	REV: 1.1	SHEET: 5 OF 13	
QUALITY CONTROL:	DATED:	SHEET: 5 OF 13		
RELEASED:	DATED:	SHEET: 5 OF 13		

6

5





4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY: ANALOG DEVICES			
TITLE: SDP-H1 (FPGA BANK 0 - BLACKFIN)			
DRAWN: EW + DP + MMcC	DATED: 06/Jun/12	CODE:	SIZE:
CHECKED: TBD	DATED: <Checked Date>	<Code>	A2
QUALITY CONTROL: <QC By>	DATED: <QC Date>		
RELEASED: <Released By>	DATED: <Release Date>	DRAWING NO: TBD SAP #	
SCALE: <Scale>		REV: 1.1	
SHEET: 6 OF 13			

6

5




4

3



2

1


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



FPGA decoupling




USER SMA (DNP)




COMPANY: ANALOG DEVICES			
TITLE: SDP-H1 (FPGA BANK 1 - SRAM)			
DRAWN: EW + DP + MMcC	DATED: 06/Jun/12	CODE: <Code>	SIZE: A2
CHECKED: TBD	DATED: <Checked Date>	DRAWING NO: TBD SAP #	REV: 1.1
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	SHEET: 7 OF 13
RELEASED: <Released By>	DATED: <Release Date>		

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



BF-FPGA Configuration Interface

FPGA decoupling



COMPANY: ANALOG DEVICES			
TITLE: SDP-H1 (FPGA BANK 2 - FMC)			
DRAWN: EW + DP + MMcC	DATED: 06/Jun/12	CODE: <Code>	SIZE: A2
CHECKED: TBD	DATED: <Checked Date>	DRAWING NO: TBD SAP #	REV: 1.1
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	SHEET: 8 OF 13
RELEASED: <Released By>	DATED: <Release Date>		

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D


D

C


C

B


B



FPGA Decoupling



DDR2 Decoupling



COMPANY: ANALOG DEVICES			
TITLE: SDP-H1 (FPGA BANK 3 - SDRAM)			
DRAWN: EW + DP + MMcC	DATED: 06/Jun/12	CODE: <Code>	SIZE: A2
CHECKED: TBD	DATED: <Checked Date>	DRAWING NO: TBD SAP #	REV: 1.1
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	SHEET: 9 OF 13
RELEASED: <Released By>	DATED: <Release Date>		

A

A

6

5






4

3






2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



Xilinx FPGA JTAG Connector
87832-1420-TB32




COMPANY: ANALOG DEVICES			
TITLE: SDP-H1 (FPGA POWER)			
DRAWN: EW + DP + MMcC	DATED: 06/Jun/12	CODE: <Code>	SIZE: A2
CHECKED: TBD	DATED: <Checked Date>	DRAWING NO: TBD SAP #	REV: 1.1
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	SHEET: 10 of 13
RELEASED: <Released By>	DATED: <Release Date>		


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

Power supply #1 for:
 CH1: 12Vin. 3.3Vout 3A for FMC Conn
 CH2: 12Vin. 5Vout 1.84A for Intermediate
 Starts with internal 1050KHz clock but
 also accepts external sync clock

Power supply #2 for:
 CH1: 12Vin. VADJ 0.5A for FPGA VCC2 (1.2V, 1.8V, 2.5V, 3.3V)
 CH2: 12Vin. VADJ 2A for FMC Conn (1.2V, 1.8V, 2.5V, 3.3V)
 Channels track input voltage to create programmable VADJ
 Starts with internal 350KHz clock but
 also accepts external sync clock




For setting VADJ to 1.2V, 1.8V, 2.5V or 3.3V
 When VADJ_SET is 600mV, VADJ output is 3.3V




COMPANY: ANALOG DEVICES			
TITLE: SDP-H1 (POWER SUPPLY PART 1)			
DRAWN: EW + DP + MMcc	DATED: 06/Jun/12	CODE: <Code>	SIZE: A2
CHECKED: TBD	DATED: <Checked Date>	DRAWING NO: TBD SAP #	REV: 1.1
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	SHEET: 1 of 13
RELEASED: <Released By>	DATED: <Release Date>		

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:


Power supply #3 for:
 CH1: 5Vin. 1.23Vout 2A for FPGA core
 CH2: 5Vin. 2.5Vout 1A for FPGA Vccaux, VCC1 + SRAM
 Starts with internal 1050KHz clock but
 also accepts external sync clock




Power supply #5 for FPGA VCCO
 4.25-4.75Vin 3.3Vout 250mA



Pull-downs to keep ADP2323 clock sync lines low while FPGA is unconfigured



Main power input



COMPANY: ANALOG DEVICES			
TITLE: SDP-H1 (POWER SUPPLY PART 2)			
DRAWN: EW + DP + MMcC	DATED: 06/Jun/12	CODE: <Code>	SIZE: A2
CHECKED: TBD	DATED: <Checked Date>	DRAWING NO: TBD SAP #	REV: 1.1
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	SHEET: 13 of 13
RELEASED: <Released By>	DATED: <Release Date>		

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

Switcher/LDO for DDR2 supply, termination and reference

Logic supply taken from intermediate 5V

DDR2 power supplied from 12V line

0.9V for DDR2 termination

0.9V reference voltage

1.8V supply to DDR2

Select normal or low-ESR compensation

D

D

C

C




B

B

See table 8 of PM6670AS datasheet

See table 8 of PM6670AS datasheet

See table 9 of PM6670AS datasheet



COMPANY: ANALOG DEVICES			
TITLE: SDP-H1 (POWER SUPPLY PART 3)			
DRAWN: EW + DP + MMcC	DATED: 06/Jun/12	CODE: <Code>	SIZE: A2
CHECKED: TBD	DATED: <Checked Date>	DRAWING NO: TBD SAP #	REV: 1.1
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	SHEET: 13 of 13
RELEASED: <Released By>	DATED: <Release Date>		