


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

FPGA FMC CONNECTIONS


LIST OF FMC-LPC CONNECTOR PINS THAT ARE NOT CONNECTED ON THE SDP-H1:

- C2 (DP0_C2M_P)
- C3 (DP0_C2M_N)
- C6 (DP0_M2C_P)
- C7 (DP0_M2C_N)
- D4 (GBTCLK0_M2C_P)
- D5 (GBTCLK0_M2C_N)
- H1 (VREF_A_M2C)





EEPROM REQUIRED IN VITA57.1 STANDARD.
I2C LINE PULL-UP RESISTORS ON FPGA BOARD.
I2C ADDRESS SET BY CONTROLLER BOARD.

MISSING THE CLOCK, AND INTERRUPTION



IF EVAL BOARD DOES NOT USE JTAG TDI AND TDO THEN THEY MUST BE SHORTED TOGETHER (AS SHOWN) SO AS NOT TO BREAK JTAG CHAIN

POWER SUPPLIES:
12P0V. 1A MAX CURRENT LIMIT
3P3V. 3A MAX CURRENT LIMIT
VADJ. 2A MAX CURRENT LIMIT. 1.2V TO 3.3V.




BOARD PRESENT PIN (H2) MUST ALWAYS BE TIED TO GROUND

PINS MUST BE ASSIGNED STARTING WITH LA00 AND MOVING UP THE LA BUS UNTIL IT IS FULL. WHEN SINGLE-ENDED SIGNALING IS USED, THE _P LINE SHOULD BE USED BEFORE THE _N LINE OF THE SAME PAIR IS USED.






SCHEMATIC			
	HW TYPE : Customer Evaluation Z Product(s): AD3552R EVAL-AD3552RPMC1Z		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_057486	REV E
PTD ENGINEER Antonio Jimenez	SIZE D	SCALE 1:1	SHEET 2 OF 10

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




	SCHEMATIC		
	HW TYPE : Customer Evaluation Z		
	Product(s) : AD3552R EVAL-AD3552RPMC1Z		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_057486	REV E
PTD ENGINEER Antonio Jimenez	SIZE D	SCALE 1:1	SHEET 3 OF 10

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




	SCHEMATIC		
	HW TYPE : Customer Evaluation Z Product(s): AD3552R EVAL-AD3552RPMC1Z		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_057486	REV E
PTD ENGINEER Antonio Jimenez	SIZE D	SCALE 1:1	SHEET 4 OF 10

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




	SCHEMATIC		
	HW TYPE : Customer Evaluation Z Product(s): AD3552R EVAL-AD3552RPMC1Z		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_057486	REV E
PTD ENGINEER Antonio Jimenez	SIZE D	SCALE 1:1	SHEET 5 OF 10



8 7 6 5 4 3 2 1

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



D
C
B
A


D
C
B
A

8 7 6 5 4 3 2 1


	SCHEMATIC		
	HW TYPE : Customer Evaluation Z Product(s): AD3552R EVAL-AD3552RPMC1Z		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_057486	REV E
PTD ENGINEER Antonio Jimenez	SIZE D	SCALE 1:1	SHEET 6 OF 10

THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



	SCHEMATIC		
	HW TYPE : Customer Evaluation Z Product(s): AD3552R EVAL-AD3552RPMC1Z		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_057486	REV E
PTD ENGINEER Antonio Jimenez	SIZE D	SCALE 1:1	SHEET 7 OF 10




REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




	SCHEMATIC		
	HW TYPE : Customer Evaluation Z Product(s) : AD3552R EVAL-AD3552RPMC1Z		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_057486	REV E
	PTD ENGINEER Antonio Jimenez	SIZE D	SCALE 1:1
		SHEET 8 OF 10	




REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



	SCHEMATIC		
	HW TYPE : Customer Evaluation Z Product(s): AD3552R EVAL-AD3552RPMC1Z		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_057486	REV E
PTD ENGINEER Antonio Jimenez	SIZE D	SCALE 1:1	SHEET 9 OF 10



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



	SCHEMATIC		
	HW TYPE : Customer Evaluation Z Product(s) : AD3552R EVAL-AD3552RPMC1Z		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_057486	REV E
PTD ENGINEER Antonio Jimenez	SIZE D	SCALE 1:1	SHEET 10 OF 10