

8

7

6

5

4

3

2

1

THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.

JUMPER TABLE		
JP#	ON	OFF
1		
2		
3		
4		
5		


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

RELAY CONTROL CHART

CONTROL	CODE	DEVICE	FUNCTION	CONNECTOR

* SEE ASSEMBLY INSTRUCTIONS

1-APRIL-2014

TEMPLATE ENGINEER P ALONGI HARDWARE SERVICES - HARDWARE SYSTEMS - TEST ENGINEER - COMPONENT ENGINEER - TEST PROCESS - HARDWARE RELEASE - DESIGNER - PTD ENGINEER <PTD_ENGINEER> CHECKER -	DATE	SCHEMATIC			
ADS7-V2 BOARD <PRODUCT> <PRODUCT_1> <DRAWING_TITLE1> <DRAWING_TITLE2> <DRAWING_TITLE3> <DRAWING_TITLE4> <DRAWING_TITLE5>		MASTER PROJECT TEMPLATE <DRAWING_TITLE6>		TESTER TEMPLATE -	DRAWING NO. HSC 13052 REV. B
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES DECIMALS FRACTIONS ANGLES X.XX +0.010 +1/32 +2 X.XXX +0.005			SIZE D	SCALE <SCALE>-	CODE ID NO. SHEET 1 OF 23

P.O SPEC.

8

BK/BD SPEC.

7

SOCKET OEM

6

OEM PART#

5

HANDLER

4



3

2

1

FMC CONNECTOR

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



ANALOG DEVICES

AD57-V2 BOARD
 <PRODUCT>
 <PRODUCT_1>

DESIGN VIEW
 <DESIGN_VIEW>

PTD ENGINEER
 <PTD_ENGINEER>

DRAWING NO. HSC 13052
 SCALE <SCALE>
 SHEET 2 OF 23





REV B

PCB: - PLACE CLOSE TO P1
 - SILKSCREEN: 'PG_M2C'





PCB: - PLACE CLOSE TO P1
 - SILKSCREEN: 'PG_C2M'

FMC BANKS

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



PCB:
- HA, HB AND LA BUS SIGNALS CAN BE MOVED WITHIN THE BANK, EXCEPT FOR SIGNALS GOING TO _MRCC AN_SRCC IOS
- DIFFERENTIAL PAIRS SHALL BE KEPT TOGETHER AND CONNECT TO APPROPRIATE P AND N PIN ON FPGA











<p>THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREIN MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.</p>	SCHEMATIC		
	ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13052	REV B
	PTD ENGINEER <PTD_ENGINEER>	SCALE <SCALE>	SHEET 3 OF 23

FMC MGT BANKS

REVISIONS

REV	DESCRIPTION	DATE	APPROVED




TRACE LENGTH FROM THE RESISTOR PINS TO THE FPGA PINS MGTREF AND MGTAVTTRCAL MUST BE EQUAL IN LENGTH AND HAVE THE SAME GEOMETRY

	SCHEMATIC		
	ADS7-V2 BOARD		
	<PRODUCT>		
	<PRODUCT_1>		
DESIGN VIEW	DRAWING NO.	REV	
<DESIGN_VIEW>	HSC 13052	B	
PTD ENGINEER	SCALE	SHEET 4	OF 23
<PTD_ENGINEER>	<SCALE>		

DDR3-1 AND DDR3-2 BANKS

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




PCB:

- ALL DQ AND DM NETS IN A BYTE GROUP MUST BE MATCHED TO THEIR ASSOCIATED DQS NETS
- IT IS RECOMMENDED THAT THE TRANSMISSION LINE OF A DQ/DM NET BE MATCHED TO ITS ASSOCIATED DQS NET WITHIN +-5 PS
- ALL ADDR, CMD, AND CONTROL SIGNALS MUST BE MATCHED TO THE CK CLOCK SIGNAL WITHIN +- 5 PS
- PLACE VTTREF DECOUPLING CAPS AS CLOSE AS POSSIBLE TO RELEVANT FPGA PINS
- VRN/VRP TRACKS SHOULD BE MATCHED AND SHOULD BE AS SHORT AS POSSIBLE

SCHEMATIC			
		ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>	
DESIGN VIEW	HSC 13052		REV
<DESIGN_VIEW>	SIZE	SCALE	B
PTD ENGINEER	D	<SCALE>	SHEET 5 OF 23
<PTD_ENGINEER>			

DDR3-1 AND DDR3-2 SODIMM

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED





ENG:
 - TEMP SENSOR I2C ADDRESS: 0X34
 - SDP EEPROM I2C ADDRESS: 0XA4
 PCB:
 - P6 SILKSCREEN: 'SODIMM-1' - PLACE ABOVE THE CONNECTOR

ENG:
 - TEMP SENSOR I2C ADDRESS: 0X36
 - SDP EEPROM I2C ADDRESS: 0XA6
 PCB:
 - P5 SILKSCREEN: 'SODIMM-2' - PLACE ABOVE THE CONNECTOR

	SCHEMATIC		
	ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>		
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13052	REV B	
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>	SHEET 6 OF 23

DDR3 CLOCKING

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



ANALOG DEVICES

ADS7-V2 BOARD
 <PRODUCT>
 <PRODUCT_1>

DESIGN VIEW
 <DESIGN_VIEW>

PTD ENGINEER
 <PTD_ENGINEER>

DRAWING NO.
 HSC 13052

SCALE
 <SCALE>


REV
 B

SHEET 7 OF 23

DDR3 REFERENCE VOLTAGES

DDR-1 AND DDR-2 VTTREF - 0.75V
 DDR-1 AND DDR-2 VTTDDR - 0.75V


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




	SCHEMATIC		
	ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13052	REV B
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>

FPGA CONFIGURATION AND MISC BANKS


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



PCB:
- SILKSCREEN: 'FPGA JTAG'




ENG:
FPGA CONFIG IS CLEARED WHEN:
- BLACKFIN ISSUES LOW STATE ON BF_PROGB




XC7VX330T-3FFG1157E

FPGA CONFIG SIGNALS LEVEL TRANSLATION




PCB:
- PLACE RED AND GREEN DS24 AND DS25 LED NEXT TO EACH OTHER
- DS24, DS25 SILKSCREEN: 'FPGA INITB'
- DS 23 SILKSCREEN: 'FPGA DONE'

BLACKFIN FPGA CONFIG CLOCK BUFFER WITH 3-STATE OUTPUT



ENG:
FPGA LOGIC IS RESET WHEN:
- FPGA RESET BUTTON IS PRESSED
- BLACKFIN ISSUES LOW STATE ON BF_FPGA_RESETB

FPGA RESET GENERATION
PCB:
- PLACE CLOSE TO BF527
- SILKSCREEN: 'FPGA RESETB'





XC7VX330T-3FFG1157E

	SCHEMATIC		
	ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>		
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13052	REV B	
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>	SHEET 9 OF 23

FPGA POWER AND GROUND




REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



<p>THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.</p>	SCHEMATIC		
	ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13052	REV B
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>
SHEET 10 OF 23			

BLACKFIN

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED







	SCHEMATIC		
	ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13052	REV B
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>

SHEET 11 OF 23

BLACKFIN IO

REVISIONS

REV	DESCRIPTION	DATE	APPROVED









	SCHEMATIC		
	ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13052	REV B
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>

SHEET 12 OF 23


I2C MUX

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



I2C MAP:

DEVICE	ADDRESS (8-BIT FORMAT -> I2C ADDRESS BYTE + R/W BIT)			
PCA9545APW	0XE0			
	BUS 3	BUS 2	BUS 1	BUS0
ADM1276		0X40		
ADM1178		0X84		
ADM1293		0X22, 0X24, 0X26		
		0X82, 0X84, 0X86		
		0X88, 0X8A, 0X8C		
AD9577	0X80			
DDR3 MEM TEMP SENSOR	0X34, 0X36			
DDR3 SPD EEPROM	0XA4, 0XA6			
ADS258	0X30			
RTC-8564	0XA2			
ADS7-V1 EEPROM	0XAA			
FMC EEPROM	0XA0			
FMC DEVICES	0X??			






	SCHEMATIC		
	ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13052	REV B
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>

THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREIN MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.

SHEET 14 OF 23

POWER INPUT

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




	SCHEMATIC		
	ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13052	REV B
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>	SHEET 15 OF 23

POWER ADP5054#1

FPGA_1V0
VCC3V3
FPGA_1V8

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



1.0V, 12A

3.3V, 1.2A

1.8V, 1.2A

0603 CURRENT SENSE RESISTOR.
SHOULD BE ABLE TO HANDLE POWER DISSIPATION.
LAYOUT REASON FOR USING BIGGER PACKAGE?

	SCHEMATIC		
	ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13052	REV B
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>
		SHEET 16 OF 23	


POWER ADP5054#2

VCC1V5

FPGA_1V0_MGT

REVISIONS

REV	DESCRIPTION	DATE	APPROVED




<p>THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.</p>	SCHEMATIC		
	ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13052	REV B
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>

SHEET 17 OF 23

POWER ADP5054#3

FMC_3V3
 FMC_1V8
 FPGA_2V0
 FPGA_1V2_MGT

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




3.3V, 3A

1.8V, 5.2A

2.0V, 2A

1.2V, 0.8A

0603 CURRENT SENSE RESISTOR.
 SHOULD BE ABLE TO HANDLE POWER DISSIPATION.
 LAYOUT REASON FOR USING BIGGER PACKAGE?












	SCHEMATIC		
	ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13052	REV B
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>
		SHEET 18 OF 23	

POWER MEASUREMENT

ADM1293 ADDRESSES:
 00 = ADR PIN TIED TO GROUND
 01 = ADR PIN TIED TO GROUND THROUGH 147K RESISTOR
 10 = ADR PIN NOT CONNECTED
 11 = ADR PIN TIED TO VCAP






REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



	SCHEMATIC		
	ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13052	REV B
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>

POWER - LINEAR

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED










<p>THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREIN MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.</p>	SCHEMATIC		
	ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13052	REV B
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>

SHEET 20 OF 23

FAN CONTROL, FPGA GPIO, BUTTONS, RTC

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



SCHEMATIC			
ANALOG DEVICES		ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>	
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13052	REV B	
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>	SHEET 22 OF 23

OTHER COMMENTS

MECHANICAL COMPONENTS:


PCB BOARD STANDOFFS:

- STANDOFFS:
- ETTINGER - 05.03.123 - SPACER, M3X12-NI
 - FARNELL STOCK CODE: 1466772
 - QTY: 6

- SCREWS:
- DURATOOL - M36 PRA2MCS100- - SCREW, POZI PAN, S/S, A2, M3X6
 - FARNELL STOCK CODE: 1420032
 - QTY: 12

- RUBBER BUMPER:
- KEYSTONE - 720 - RECESSED BUMPERS, RUBBER
 - FARNELL STOCK CODE: 1651664
 - QTY: 6

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

 <p>THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.</p>	SCHMATIC		
	ADS7-V2 BOARD <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 13052	REV B
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>
		SHEET 23 OF 23	