Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revisionBoth sides next revision
resources:fpga:altera:ced1z:adas3022 [15 Feb 2013 21:38] – [Overview] Andrei Cozmaresources:fpga:altera:ced1z:adas3022 [08 Apr 2013 14:31] – Corrected the name of the Evaluation Board Adrian Costina
Line 104: Line 104:
 | AVALON_MASTER_WRITEDATA_O | OUT | 32 | Master write data bus | | AVALON_MASTER_WRITEDATA_O | OUT | 32 | Master write data bus |
 | //**External connectors**// |||| | //**External connectors**// ||||
-| BDB_IO                 | I/O | 16 | Bidirectional data bus used to write/read data to/from the AD7625_26EDZ board |+| BDB_IO                 | I/O | 16 | Bidirectional data bus used to write/read data to/from the ADAS3022EDZ board |
 | BBUSY_I                | IN  | 1  | Signal that indicates the status of the conversion. Once the conversion is complete and the result is available in the output register, the BUSY output goes high | | BBUSY_I                | IN  | 1  | Signal that indicates the status of the conversion. Once the conversion is complete and the result is available in the output register, the BUSY output goes high |
-| BRD_N_O                | OUT | 1  | Signal used by the CED1Z board to read data from the AD7625_26EDZ board | +| BRD_N_O                | OUT | 1  | Signal used by the CED1Z board to read data from the ADAS3022EDZ board | 
-| BWR_N_O                | OUT | 1  | Signal used by the CED1Z board to write data to the AD7625_26EDZ board | +| BWR_N_O                | OUT | 1  | Signal used by the CED1Z board to write data to the ADAS3022EDZ board | 
-| BADDR_O                | OUT | 3  | Used to select the register to be read from the AD7625_26EDZ board. |+| BADDR_O                | OUT | 3  | Used to select the register to be read from the ADAS3022EDZ board. |
 | BRESET_O               | OUT | 1  | Used to reset the evaluation board | | BRESET_O               | OUT | 1  | Used to reset the evaluation board |
 |  **Table 2 Port description**  |||| |  **Table 2 Port description**  ||||
resources/fpga/altera/ced1z/adas3022.txt · Last modified: 11 Jan 2021 09:40 by Ioana Chelaru