Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| resources:fpga:altera:bemicro:cn0187 [15 Feb 2013 16:00] – Updated uC/Probe related links Adrian Costina | resources:fpga:altera:bemicro:cn0187 [26 Jan 2021 01:22] (current) – update arrow links after their web site update Robin Getz | ||
|---|---|---|---|
| Line 10: | Line 10: | ||
| ====== Overview ====== | ====== Overview ====== | ||
| - | This lab presents the steps to setup an environment for using the **[[adi> | + | This lab presents the steps to setup an environment for using the **[[adi> |
| {{ : | {{ : | ||
| Line 23: | Line 23: | ||
| - | The [[adi>AD72661]] is a dual, 12-bit, high speed, low power, successive approximation ADC that operates from a single 2.7 V to 5.25 V power supply and features throughput rates up to 2 MSPS. The device contains two ADCs, each preceded by a 3-channel multiplexer, | + | The [[adi>AD7266]] is a dual, 12-bit, high speed, low power, successive approximation ADC that operates from a single 2.7 V to 5.25 V power supply and features throughput rates up to 2 MSPS. The device contains two ADCs, each preceded by a 3-channel multiplexer, |
| The conversion process and data acquisition use standard control inputs allowing easy interfacing to microprocessors or DSPs. The input signal is sampled on the falling edge of CS; conversion is also initiated at this point. The conversion time is determined by the SCLK frequency. There are no pipelined delays associated with the part. | The conversion process and data acquisition use standard control inputs allowing easy interfacing to microprocessors or DSPs. The input signal is sampled on the falling edge of CS; conversion is also initiated at this point. The conversion time is determined by the SCLK frequency. There are no pipelined delays associated with the part. | ||
| Line 34: | Line 34: | ||
| * [[adi> | * [[adi> | ||
| * [[adi> | * [[adi> | ||
| - | * [[adi>/ | + | * [[adi> |
| - | * [[http://www.arrownac.com/solutions/ | + | * [[https://www.intel.com/content/ |
| * [[http:// | * [[http:// | ||
| * [[http:// | * [[http:// | ||
| Line 47: | Line 47: | ||
| Below is presented the list of required hardware items: | Below is presented the list of required hardware items: | ||
| - | * Arrow Electronics [[http://www.arrow.com/bemicrosdk/|BeMicro SDK]] FPGA-based MCU Evaluation Board | + | * Arrow Electronics [[https://www.intel.com/content/www/ |
| - | * [[http:// | + | * [[adi> |
| * **EVAL-CN0187-SDPZ** evaluation board | * **EVAL-CN0187-SDPZ** evaluation board | ||
| * Intel Pentium III or compatible Windows PC, running at 866MHz or faster, with a minimum of 512MB of system memory | * Intel Pentium III or compatible Windows PC, running at 866MHz or faster, with a minimum of 512MB of system memory | ||
resources/fpga/altera/bemicro/cn0187.1360940425.txt.gz · Last modified: 15 Feb 2013 16:00 by Adrian Costina