Wiki

Analog Devices Wiki

English
English
简体中文
简体中文
日本語
日本語
Руccкий
Руccкий

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
resources:fpga:altera:bemicro:ad7176_2 [10 Dec 2012 15:36] – Under Construction Alexandru.Tofanresources:fpga:altera:bemicro:ad7176_2 [26 Jan 2021 01:21] (current) – update arrow links after their web site update Robin Getz
Line 1: Line 1:
-~~UNDERCONSTRUCTION~~under construction 
- 
 ====== BeMicro FPGA Project for AD7176-2 with Nios driver ====== ====== BeMicro FPGA Project for AD7176-2 with Nios driver ======
  
Line 13: Line 11:
 ====== Overview ====== ====== Overview ======
  
-This lab presents the steps to setup an environment for using the **[[adi>EVAL-AD7176-2SDZ]]** evaluation board together with the **[[http://www.arrownac.com/solutions/bemicro-sdk/|BeMicro SDK]]** USB stick and the Nios II Embedded Development Suite (EDS). Below is presented a picture of the EVAL-AD7176-2SDZ Evaluation Board with the BeMicro SDK Platform.+This lab presents the steps to setup an environment for using the **[[adi>EVAL-AD7176-2SDZ]]** evaluation board together with the **[[https://www.intel.com/content/www/us/en/programmable/b/bemicro-sdk.html|BeMicro SDK]]** USB stick and the Nios II Embedded Development Suite (EDS). Below is presented a picture of the EVAL-AD7176-2SDZ Evaluation Board with the BeMicro SDK Platform.
  
 {{ :resources:fpga:altera:bemicro:ad7176_2_bemicro.jpg?400 }} {{ :resources:fpga:altera:bemicro:ad7176_2_bemicro.jpg?400 }}
Line 30: Line 28:
   * [[adi>AD7176-2|AD7176-2 Product Info]] - pricing, samples, datasheet   * [[adi>AD7176-2|AD7176-2 Product Info]] - pricing, samples, datasheet
   * [[adi>static/imported-files/user_guides/UG-478.pdf|EVAL-AD7176-2SDZ evaluation board user guide]]   * [[adi>static/imported-files/user_guides/UG-478.pdf|EVAL-AD7176-2SDZ evaluation board user guide]]
-  * [[http://www.arrownac.com/solutions/bemicro-sdk|BeMicro SDK]]+  * [[https://www.intel.com/content/www/us/en/programmable/b/bemicro-sdk.html|BeMicro SDK]]
   * [[http://www.altera.com/devices/processor/nios2|Nios II Embedded Development Suite (EDS)]]   * [[http://www.altera.com/devices/processor/nios2|Nios II Embedded Development Suite (EDS)]]
  
Line 41: Line 39:
  
 Below is presented the list of required hardware items: Below is presented the list of required hardware items:
-  * Arrow Electronics [[http://www.arrow.com/bemicrosdk/|BeMicro SDK]] FPGA-based MCU Evaluation Board +  * Arrow Electronics [[https://www.intel.com/content/www/us/en/programmable/b/bemicro-sdk.html|BeMicro SDK]] FPGA-based MCU Evaluation Board 
-  * [[http://www.arrownac.com/solutions/adi_interposer/|BeMicro SDK/SDP Interposer]] adapter board+  * [[adi>sdp-bemicro|BeMicro SDK/SDP Interposer]] adapter board
   * **EVAL-AD7176-2SDZ** evaluation board   * **EVAL-AD7176-2SDZ** evaluation board
   * Intel Pentium III or compatible Windows PC, running at 866MHz or faster, with a minimum of 512MB of system memory   * Intel Pentium III or compatible Windows PC, running at 866MHz or faster, with a minimum of 512MB of system memory
Line 57: Line 55:
  
 ===== Downloads ===== ===== Downloads =====
-  * {{{{:resources:fpga:altera:bemicro:ad7176-2_evalboardlab.zip|Lab Design Files}}+  * {{{{:resources:fpga:altera:bemicro:ad7176_2_evalboardlab.zip|Lab Design Files}}
 ===== Extract the Lab Files ===== ===== Extract the Lab Files =====
  
Line 110: Line 108:
 After the FPGA is correctly programmed the data acquisition process can start by executing the data_capture.bat script. The data_capture.tcl file can be modified to acquire a variable number of channels. After the FPGA is correctly programmed the data acquisition process can start by executing the data_capture.bat script. The data_capture.tcl file can be modified to acquire a variable number of channels.
  
-<note>The configuration from data_capture.tcl is performed the first time the script is executed. If changes are performed after that, the system must be reinitialized by reprogramming the FPGA.</note>+<WRAP round help>The configuration from data_capture.tcl is performed the first time the script is executed. If changes are performed after that, the system must be reinitialized by reprogramming the FPGA.</WRAP>
  
 {{ :resources:fpga:altera:bemicro:cmd_interface.png?500 |Demonstration Project Command Interface}} {{ :resources:fpga:altera:bemicro:cmd_interface.png?500 |Demonstration Project Command Interface}}
resources/fpga/altera/bemicro/ad7176_2.1355150194.txt.gz · Last modified: 10 Dec 2012 15:36 by Alexandru.Tofan

Page Tools