This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
resources:fpga:altera:bemicro:ad5543 [20 Sep 2011 10:19] – The Overview section was modified to look better. Dragos Bogdan | resources:fpga:altera:bemicro:ad5543 [26 Jan 2021 01:21] (current) – update arrow links after their web site update Robin Getz | ||
---|---|---|---|
Line 1: | Line 1: | ||
- | ====== AD5543 | + | ====== |
+ | ===== Supported Devices ===== | ||
+ | |||
+ | * [[adi> | ||
+ | |||
+ | ===== Evaluation Boards ===== | ||
+ | |||
+ | * [[adi> | ||
====== Overview ====== | ====== Overview ====== | ||
- | This lab presents the steps to setup an environment for using the **[[adi> | + | This lab presents the steps to setup an environment for using the **[[adi>EVAL-AD5543SDZ|EVAL-AD5543SDZ]]** evaluation board together with the **[[https://www.intel.com/content/ |
{{ : | {{ : | ||
- | For component evaluation and performance purposes, as opposed to quick prototyping, | + | {{page>common_sdp}} |
- | * a controller board, like the **[[resources/ | + | |
- | * an compatible Analog Devices SDP [[adi>sdp# | + | |
- | * corresponding PC software | + | |
- | The EVAL-SDP-CB1Z controller board is part of Analog Devices SDP providing USB 2.0 high-speed connectivity to a PC computer running specific component evaluation software. | + | |
Below is presented a picture of **SDP-B** Controller Board with the **EVAL-AD5543SDZ** Evaluation Board. | Below is presented a picture of **SDP-B** Controller Board with the **EVAL-AD5543SDZ** Evaluation Board. | ||
Line 20: | Line 23: | ||
The **EVAL-AD5543SDZ** evaluation board is designed to help customers quickly prototype new AD5543 circuits and reduce design time. The EVAL-AD5543SDZ can also be used for the AD5553 by changing the number of bits written (14 bits) at the input. | The **EVAL-AD5543SDZ** evaluation board is designed to help customers quickly prototype new AD5543 circuits and reduce design time. The EVAL-AD5543SDZ can also be used for the AD5553 by changing the number of bits written (14 bits) at the input. | ||
- | The [[adi>/AD5543 | AD5543]] is a precision, 16-bit, low power, current output, small form factor, digital-to-analog converter (DAC). It is designed to operate from a single 5 V supply with a ±10 V multiplying reference. The applied external reference, VREF, determines the full-scale output current. An internal feedback resistor (RFB) facilitates the R-2R and temperature tracking for voltage conversion when combined with an external op amp. A serial data interface offers high speed, 3-wire, microcontroller-compatible inputs using serial data input (SDI), clock (CLK), and chip select (CS). | + | The [[adi> |
===== More information ===== | ===== More information ===== | ||
* [[adi> | * [[adi> | ||
* [[adi>/ | * [[adi>/ | ||
- | * [[http://www.arrownac.com/solutions/ | + | * [[https://www.intel.com/content/ |
* [[http:// | * [[http:// | ||
- | * [[http:// | + | * [[http:// |
====== Getting Started ====== | ====== Getting Started ====== | ||
Line 37: | Line 40: | ||
Below is presented the list of required hardware items: | Below is presented the list of required hardware items: | ||
- | * Arrow Electronics [[http://www.arrow.com/bemicrosdk/|BeMicro SDK]] FPGA-based MCU Evaluation Board | + | * Arrow Electronics [[https://www.intel.com/content/www/ |
- | * [[http:// | + | * [[adi> |
* **EVAL-AD5543SDZ** evaluation board | * **EVAL-AD5543SDZ** evaluation board | ||
* Intel Pentium III or compatible Windows PC, running at 866MHz or faster, with a minimum of 512MB of system memory | * Intel Pentium III or compatible Windows PC, running at 866MHz or faster, with a minimum of 512MB of system memory | ||
Line 48: | Line 51: | ||
* [[http:// | * [[http:// | ||
* [[https:// | * [[https:// | ||
- | * [[http:// | + | * [[http:// |
- | * {{: | + | |
The **Quartus II** design software and the **Nios II EDS** is available via the Altera Complete Design Suite DVD or by downloading from the web. | The **Quartus II** design software and the **Nios II EDS** is available via the Altera Complete Design Suite DVD or by downloading from the web. | ||
- | The **Micrium uC/Probe Trial** version is available via download from the web at [[http:// | + | The **Micrium uC/Probe Trial** version |
+ | ===== Downloads ===== | ||
+ | * {{: | ||
===== Extract the Lab Files ===== | ===== Extract the Lab Files ===== | ||
Line 66: | Line 69: | ||
{{page> | {{page> | ||
+ | ====== Quick Evaluation ====== | ||
{{page> | {{page> | ||
+ | ====== FPGA Design ====== | ||
{{page> | {{page> | ||
+ | ====== NIOS II Software Design ====== | ||
{{page> | {{page> | ||
Line 110: | Line 116: | ||
===== Load and Run the Demonstration Project ===== | ===== Load and Run the Demonstration Project ===== | ||
- | * Click the **// | + | * Click the **// |
{{: | {{: | ||
Line 116: | Line 122: | ||
* Before opening the interface **uC-Probe** will ask for a symbols file that must be associated with the interface. If the lab was done according to the steps provided in the **Quick Evaluation** section, select the file **// | * Before opening the interface **uC-Probe** will ask for a symbols file that must be associated with the interface. If the lab was done according to the steps provided in the **Quick Evaluation** section, select the file **// | ||
- | {{: | + | {{: |
* Run the demonstration project by pressing the **// | * Run the demonstration project by pressing the **// | ||
Line 129: | Line 135: | ||
{{ : | {{ : | ||
- | The communication with the board is activated / deactivated by toggling the **ON/OFF** switch. The **Activity** LED turns green when the communication is active. If the ON/OFF switch is set to ON and the Activity LED is BLACK it means that there is a communication problem with the board. | + | The communication with the board is activated / deactivated by toggling the **//ON/OFF//** switch. The **//Activity//** LED turns green when the communication is active. If the **//ON/OFF//** switch is set to **//ON//** and the **//Activity//** LED is **//BLACK//** it means that there is a communication problem with the board. |
- | The **DAC Value** slider is used to set the value to be loaded into the DAC register. The selected value is displayed in the numeric box next to the slider. While the communication with the board is activated the value will be sent to the DAC via SPI continuously. | + | The **//DAC Value//** slider is used to set the value to be loaded into the DAC register. The selected value is displayed in the numeric box next to the slider. While the communication with the board is activated the value will be sent to the DAC via SPI continuously. |
- | The **Output Voltage** numeric box will display the corresponding output voltage for the selected DAC value that can be measured on the VOUT connector. | + | The **//Output Voltage//** numeric box will display the corresponding output voltage for the selected DAC value that can be measured on the VOUT connector. |
+ | {{page> |