Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
resources:fpga:altera:bemicro:ad5543 [20 Sep 2011 10:19] – The Overview section was modified to look better. Dragos Bogdanresources:fpga:altera:bemicro:ad5543 [26 Jan 2021 01:21] (current) – update arrow links after their web site update Robin Getz
Line 1: Line 1:
-====== AD5543 Current Output / Serial Input, 16 Bit DAC======+====== BeMicro FPGA Project for AD5543 with Nios driver ======
  
 +===== Supported Devices =====
 +
 +  * [[adi>AD5543]]
 +
 +===== Evaluation Boards =====
 +
 +  * [[adi>EVAL-AD5543SDZ]]
  
 ====== Overview ====== ====== Overview ======
  
-This lab presents the steps to setup an environment for using the **[[adi>EVAL-AD5543SDZ]]** evaluation board together with the **[[http://www.arrownac.com/solutions/bemicro-sdk/|BeMicro SDK]]** USB stick, the Nios II Embedded Development Suite (EDS) and the [[http://micrium.com/page/products/tools/probe|Micrium μC-Probe]] run-time monitoring tool. Below is presented a picture of the EVAL-AD5543SDZ Evaluation Board with the BeMicro SDK Platform.+This lab presents the steps to setup an environment for using the **[[adi>EVAL-AD5543SDZ|EVAL-AD5543SDZ]]** evaluation board together with the **[[https://www.intel.com/content/www/us/en/programmable/b/bemicro-sdk.html|BeMicro SDK]]** USB stick, the Nios II Embedded Development Suite (EDS) and the [[http://micrium.com/tools/ucprobe/overview/|Micrium μC-Probe]] run-time monitoring tool. Below is presented a picture of the EVAL-AD5543SDZ Evaluation Board with the BeMicro SDK Platform.
  
 {{ :resources:fpga:altera:bemicro:AD5543_bemicro.png?400 }} {{ :resources:fpga:altera:bemicro:AD5543_bemicro.png?400 }}
  
-For component evaluation and performance purposes, as opposed to quick prototyping, the user is directed to Analog Devices [[/resources/eval/sdp|System Demonstration Platform]] (**SDP**). The **SDP** consists of a: +{{page>common_sdp}}
-  * a controller board, like the **[[resources/eval/sdp/sdp-b|EVAL-SDP-CB1Z]] (SDP-B)** +
-  * an compatible Analog Devices SDP [[adi>sdp#exallist|product evaluation board]] +
-  * corresponding PC software +
-The EVAL-SDP-CB1Z controller board is part of Analog Devices SDP providing USB 2.0 high-speed connectivity to a PC computer running specific component evaluation software.  Each SDP evaluation daughter board includes the necessary installation files needed for this performance testing. It's expected that the analog performance on the two platforms may differ.+
  
 Below is presented a picture of **SDP-B** Controller Board with the **EVAL-AD5543SDZ** Evaluation Board. Below is presented a picture of **SDP-B** Controller Board with the **EVAL-AD5543SDZ** Evaluation Board.
Line 20: Line 23:
 The **EVAL-AD5543SDZ** evaluation board is designed to help customers quickly prototype new AD5543 circuits and reduce design time. The EVAL-AD5543SDZ can also be used for the AD5553 by changing the number of bits written (14 bits) at the input. The **EVAL-AD5543SDZ** evaluation board is designed to help customers quickly prototype new AD5543 circuits and reduce design time. The EVAL-AD5543SDZ can also be used for the AD5553 by changing the number of bits written (14 bits) at the input.
  
-The [[adi>/AD5543 | AD5543]] is a precision, 16-bit, low power, current output, small form factor, digital-to-analog converter (DAC). It is designed to operate from a single 5 V supply with a ±10 V multiplying reference. The applied external reference, VREF, determines the full-scale output current. An internal feedback resistor (RFB) facilitates the R-2R and temperature tracking for voltage conversion when combined with an external op amp.  A serial data interface offers high speed, 3-wire, microcontroller-compatible inputs using serial data input (SDI), clock (CLK), and chip select (CS).+The [[adi>AD5543]] is a precision, 16-bit, low power, current output, small form factor, digital-to-analog converter (DAC). It is designed to operate from a single 5 V supply with a ±10 V multiplying reference. The applied external reference, VREF, determines the full-scale output current. An internal feedback resistor (RFB) facilitates the R-2R and temperature tracking for voltage conversion when combined with an external op amp.  A serial data interface offers high speed, 3-wire, microcontroller-compatible inputs using serial data input (SDI), clock (CLK), and chip select (CS).
  
 ===== More information ===== ===== More information =====
   * [[adi>AD5543|AD5543 Product Info]] - pricing, samples, datasheet   * [[adi>AD5543|AD5543 Product Info]] - pricing, samples, datasheet
   * [[adi>/static/imported-files/user_guides/UG-215.pdf|EVAL-AD5543SDZ evaluation board user guide]]   * [[adi>/static/imported-files/user_guides/UG-215.pdf|EVAL-AD5543SDZ evaluation board user guide]]
-  * [[http://www.arrownac.com/solutions/bemicro-sdk|BeMicro SDK]]+  * [[https://www.intel.com/content/www/us/en/programmable/b/bemicro-sdk.html|BeMicro SDK]]
   * [[http://www.altera.com/devices/processor/nios2|Nios II Embedded Development Suite (EDS)]]   * [[http://www.altera.com/devices/processor/nios2|Nios II Embedded Development Suite (EDS)]]
-  * [[http://micrium.com/page/products/tools/probe|Micrium uC-Probe]]+  * [[http://micrium.com/tools/ucprobe/overview/|Micrium uC-Probe]]
  
 ====== Getting Started ====== ====== Getting Started ======
Line 37: Line 40:
  
 Below is presented the list of required hardware items: Below is presented the list of required hardware items:
-  * Arrow Electronics [[http://www.arrow.com/bemicrosdk/|BeMicro SDK]] FPGA-based MCU Evaluation Board +  * Arrow Electronics [[https://www.intel.com/content/www/us/en/programmable/b/bemicro-sdk.html|BeMicro SDK]] FPGA-based MCU Evaluation Board 
-  * [[http://www.arrownac.com/solutions/adi_interposer/|BeMicro SDK/SDP Interposer]] adapter board+  * [[adi>sdp-bemicro|BeMicro SDK/SDP Interposer]] adapter board
   * **EVAL-AD5543SDZ** evaluation board   * **EVAL-AD5543SDZ** evaluation board
   * Intel Pentium III or compatible Windows PC, running at 866MHz or faster, with a minimum of 512MB of system memory   * Intel Pentium III or compatible Windows PC, running at 866MHz or faster, with a minimum of 512MB of system memory
Line 48: Line 51:
   * [[http://www.altera.com/products/software/quartus-ii/web-edition/qts-we-index.html|Quartus II Web Edition]] design software v11.0   * [[http://www.altera.com/products/software/quartus-ii/web-edition/qts-we-index.html|Quartus II Web Edition]] design software v11.0
   * [[https://www.altera.com/download/software/nios-ii|Nios II EDS]] v11.0   * [[https://www.altera.com/download/software/nios-ii|Nios II EDS]] v11.0
-  * [[http://micrium.com/page/products/tools/probe|uC-Probe]] run-time monitoring tool +  * [[http://micrium.com/tools/ucprobe/trial/|uC-Probe]] run-time monitoring tool, version 2.5
-  * {{:resources:fpga:altera:bemicro:adievalboardlab.zip|Lab Design Files}}+
  
 The **Quartus II** design software and the **Nios II EDS** is available via the Altera Complete Design Suite DVD or by downloading from the web.  The **Quartus II** design software and the **Nios II EDS** is available via the Altera Complete Design Suite DVD or by downloading from the web. 
  
-The **Micrium uC/Probe Trial** version is available via download from the web at [[http://micrium.com/download/Micrium-uC-Probe-Setup-Trial.exe]].  After installation add to the “Path” system variable the entry "//%QUARTUS_ROOTDIR%\bin\//“ on the third position in the list. +The **Micrium uC/Probe Trial** version 2.5 is available via download from the web at [[http://micrium.com/tools/ucprobe/trial/]].  After installation add to the “Path” system variable the entry "//%QUARTUS_ROOTDIR%\bin\//“ on the third position in the list.
  
 +===== Downloads =====
 +  * {{:resources:fpga:altera:bemicro:AD5543_EvalBoardLab.zip|Lab Design Files}}
 ===== Extract the Lab Files ===== ===== Extract the Lab Files =====
  
Line 66: Line 69:
 {{page>common_usb}} {{page>common_usb}}
  
 +====== Quick Evaluation ======
 {{page>common_quick_eval}} {{page>common_quick_eval}}
  
 +====== FPGA Design ======
 {{page>common_spi_i2c}} {{page>common_spi_i2c}}
  
 +====== NIOS II Software Design ======
 {{page>common}} {{page>common}}
  
Line 110: Line 116:
 ===== Load and Run the Demonstration Project ===== ===== Load and Run the Demonstration Project =====
  
-  * Click the **//Open//** option from the **uC-Probe** menu and select the file **//ADIEvalBoardLab/ucProbeInterface/AD5543._Interface.wsp//**.+  * Click the **//Open//** option from the **uC-Probe** menu and select the file **//ADIEvalBoardLab/ucProbeInterface/AD5543_Interface.wsp//**.
  
 {{:resources:fpga:altera:bemicro:ucprobeopenfile.png?400}}{{:resources:fpga:altera:bemicro:ad5543interfaceopen.png?400}} {{:resources:fpga:altera:bemicro:ucprobeopenfile.png?400}}{{:resources:fpga:altera:bemicro:ad5543interfaceopen.png?400}}
Line 116: Line 122:
   * Before opening the interface **uC-Probe** will ask for a symbols file that must be associated with the interface. If the lab was done according to the steps provided in the **Quick Evaluation** section, select the file **//ADIEvalBoardLab/ucProbeInterface/ADIEvalBoard.elf//** to be loaded as a symbol file, otherwise select the file **//ADIEvalBoardLab/FPGA/software/ADIEvalBoard/ADIEvalBoard.elf//** to be loaded as a symbol file.   * Before opening the interface **uC-Probe** will ask for a symbols file that must be associated with the interface. If the lab was done according to the steps provided in the **Quick Evaluation** section, select the file **//ADIEvalBoardLab/ucProbeInterface/ADIEvalBoard.elf//** to be loaded as a symbol file, otherwise select the file **//ADIEvalBoardLab/FPGA/software/ADIEvalBoard/ADIEvalBoard.elf//** to be loaded as a symbol file.
  
-{{:resources:fpga:altera:bemicro:ucprobeopenelfquickeval.png?300}}{{:resources:fpga:altera:bemicro:ucprobeopenelfnormal.png?300}}+{{:resources:fpga:altera:bemicro:ucprobeopenelfquickeval.png?400}}{{:resources:fpga:altera:bemicro:ucprobeopenelfnormal.png?400}}
  
   * Run the demonstration project by pressing the **//Play//** button.   * Run the demonstration project by pressing the **//Play//** button.
Line 129: Line 135:
 {{ :resources:fpga:altera:bemicro:ad5543interface.png?600 }} {{ :resources:fpga:altera:bemicro:ad5543interface.png?600 }}
  
-The communication with the board is activated / deactivated by toggling the **ON/OFF** switch. The **Activity** LED turns green when the communication is active. If the ON/OFF switch is set to ON and the Activity LED is BLACK it means that there is a communication problem with the board.+The communication with the board is activated / deactivated by toggling the **//ON/OFF//** switch. The **//Activity//** LED turns green when the communication is active. If the **//ON/OFF//** switch is set to **//ON//** and the **//Activity//** LED is **//BLACK//** it means that there is a communication problem with the board. See the **Troubleshooting** section for indications on how to fix the communication problems.  
  
-The **DAC Value** slider is used to set the value to be loaded into the DAC register. The selected value is displayed in the numeric box next to the slider. While the communication with the board is activated the value will be sent to the DAC via SPI continuously.+The **//DAC Value//** slider is used to set the value to be loaded into the DAC register. The selected value is displayed in the numeric box next to the slider. While the communication with the board is activated the value will be sent to the DAC via SPI continuously.
  
-The **Output Voltage** numeric box will display the corresponding output voltage for the selected DAC value that can be measured on the VOUT connector.+The **//Output Voltage//** numeric box will display the corresponding output voltage for the selected DAC value that can be measured on the VOUT connector.
  
 +{{page>troubleshooting}}
resources/fpga/altera/bemicro/ad5543.1316506767.txt.gz · Last modified: 20 Sep 2011 10:19 by Dragos Bogdan