Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| resources:fpga:altera:bemicro:ad5421 [15 Dec 2011 08:40] – Added supported devices and boards section. Dragos Bogdan | resources:fpga:altera:bemicro:ad5421 [26 Jan 2021 01:20] (current) – update arrow links after their web site update Robin Getz | ||
|---|---|---|---|
| Line 12: | Line 12: | ||
| ====== Overview ====== | ====== Overview ====== | ||
| - | This lab presents the steps to setup an environment for using the **[[adi> | + | This lab presents the steps to setup an environment for using the **[[adi> |
| {{ : | {{ : | ||
| - | For component evaluation and performance purposes, as opposed to quick prototyping, | + | {{page>common_sdp}} |
| - | * a controller board, like the **[[resources/ | + | |
| - | * an compatible Analog Devices SDP [[adi>sdp# | + | |
| - | * corresponding PC software | + | |
| - | The EVAL-SDP-CB1Z controller board is part of Analog Devices SDP providing USB 2.0 high-speed connectivity to a PC computer running specific component evaluation software. | + | |
| Below is presented a picture of **SDP-B** Controller Board with the **EVAL-AD5421SDZ** Evaluation Board. | Below is presented a picture of **SDP-B** Controller Board with the **EVAL-AD5421SDZ** Evaluation Board. | ||
| Line 33: | Line 29: | ||
| * [[adi> | * [[adi> | ||
| * [[adi>/ | * [[adi>/ | ||
| - | * [[http://www.arrownac.com/solutions/ | + | * [[https://www.intel.com/content/ |
| * [[http:// | * [[http:// | ||
| - | * [[http:// | + | * [[http:// |
| ====== Getting Started ====== | ====== Getting Started ====== | ||
| Line 45: | Line 41: | ||
| A list of required hardware items is presented below: | A list of required hardware items is presented below: | ||
| - | * Arrow Electronics [[http://www.arrow.com/bemicrosdk/|BeMicro SDK]] FPGA-based MCU Evaluation Board | + | * Arrow Electronics [[https://www.intel.com/content/www/ |
| - | * [[http:// | + | * [[adi> |
| * **EVAL-AD5421SDZ** evaluation board | * **EVAL-AD5421SDZ** evaluation board | ||
| * Intel Pentium III or compatible Windows PC, running at 866MHz or faster, with a minimum of 512MB of system memory | * Intel Pentium III or compatible Windows PC, running at 866MHz or faster, with a minimum of 512MB of system memory | ||
| Line 56: | Line 52: | ||
| * [[http:// | * [[http:// | ||
| * [[https:// | * [[https:// | ||
| - | * [[http:// | + | * [[http:// |
| - | * {{: | + | |
| The **Quartus II** design software and the **Nios II EDS** is available via the Altera Complete Design Suite DVD or by downloading from the web. | The **Quartus II** design software and the **Nios II EDS** is available via the Altera Complete Design Suite DVD or by downloading from the web. | ||
| - | The **Micrium uC/Probe Trial** version is available via download from the web at [[http:// | + | |
| + | ===== Downloads ===== | ||
| + | * {{: | ||
| ===== Extract the Lab Files ===== | ===== Extract the Lab Files ===== | ||
| Line 74: | Line 70: | ||
| {{page> | {{page> | ||
| + | ====== Quick Evaluation ====== | ||
| {{page> | {{page> | ||
| + | ====== FPGA Design ====== | ||
| {{page> | {{page> | ||
| + | ====== NIOS II Software Design ====== | ||
| {{page> | {{page> | ||
| Line 170: | Line 169: | ||
| {{page> | {{page> | ||
| - | |||
resources/fpga/altera/bemicro/ad5421.1323934845.txt.gz · Last modified: 15 Dec 2011 08:40 by Dragos Bogdan