This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
resources:eval:ad9914-user-guide [10 Aug 2016 15:54] – [Jumper Settings] Jeff Keip | resources:eval:ad9914-user-guide [09 Jan 2021 00:22] (current) – user interwiki links Robin Getz | ||
---|---|---|---|
Line 1: | Line 1: | ||
- | ====== AD9914 Evaluation Board User Guide ====== | + | ====== AD9914/ |
===== Features===== | ===== Features===== | ||
- | *PC evaluation software for control and measurement \\ of the [[adi> | + | *PC evaluation software for control and measurement \\ of the [[adi> |
*USB connection to PC | *USB connection to PC | ||
*Microsoft Windows-based evaluation software with simple \\ graphical user interface (supports 64-bit versions of Windows) | *Microsoft Windows-based evaluation software with simple \\ graphical user interface (supports 64-bit versions of Windows) | ||
Line 20: | Line 20: | ||
- | This user guide describes how to set up and use the [[adi> | + | This user guide describes how to set up and use the [[adi> |
The evaluation board software provides a graphical user interface (GUI) for easy communication with the device along with many user friendly features, such as the mouse-over effect. | The evaluation board software provides a graphical user interface (GUI) for easy communication with the device along with many user friendly features, such as the mouse-over effect. | ||
- | This user guide is intended for use in conjunction with the [[adi> | + | This user guide is intended for use in conjunction with the [[adi> |
Line 36: | Line 36: | ||
- | The [[adi> | + | The [[adi> |
64-bit versions of Windows® are supported. Use the following instructions to set up the evaluation board software. | 64-bit versions of Windows® are supported. Use the following instructions to set up the evaluation board software. | ||
Line 50: | Line 50: | ||
After the installation of the evaluation software is complete, follow these steps to install the device driver: | After the installation of the evaluation software is complete, follow these steps to install the device driver: | ||
- | -Power up the evaluation board and apply the REF CLK source. See the [[http:// | + | -Power up the evaluation board and apply the REF CLK source. See the [[/ |
- Connect the evaluation board to the computer via the USB port using the USB cable included in the evaluation board kit. When the USB connection is recognized, a green LED light (D200) illuminates and the **Found New Hardware Wizard** dialog box appears. | - Connect the evaluation board to the computer via the USB port using the USB cable included in the evaluation board kit. When the USB connection is recognized, a green LED light (D200) illuminates and the **Found New Hardware Wizard** dialog box appears. | ||
- Click **Next** to continue installing the new driver. | - Click **Next** to continue installing the new driver. | ||
Line 79: | Line 79: | ||
===== Evaluation Board Hardware ===== | ===== Evaluation Board Hardware ===== | ||
- | The evaluation board provides all of the support circuitry required to operate the [[adi> | + | The evaluation board provides all of the support circuitry required to operate the [[adi> |
==== Power Supplies ==== | ==== Power Supplies ==== | ||
- | The [[adi> | + | The [[adi> |
\\ | \\ | ||
Line 94: | Line 94: | ||
==== Input Reference Clock Signal ==== | ==== Input Reference Clock Signal ==== | ||
- | The [[adi> | + | The [[adi> |
- | * Connect a high frequency input clock signal up to 3.5 GHz to J104. | + | * Connect a high frequency input clock signal up to 3.5/2.5 GHz to J104. |
* Connect a lower input reference frequency to J104 and enable the internal clock multiplier (PLL). | * Connect a lower input reference frequency to J104 and enable the internal clock multiplier (PLL). | ||
The maximum frequency rate of the PFD of the internal PLL is 125 MHz. | The maximum frequency rate of the PFD of the internal PLL is 125 MHz. | ||
The input clock to the DDS is called the REF CLK. The internal system clock runs at the REF CLK rate if the internal REF CLK multiplier (PLL) is disabled. | The input clock to the DDS is called the REF CLK. The internal system clock runs at the REF CLK rate if the internal REF CLK multiplier (PLL) is disabled. | ||
- | Note that the input clock path on the [[adi> | + | Note that the input clock path on the evaluation board uses an [[adi> |
Refer to the [[adi> | Refer to the [[adi> | ||
Line 107: | Line 107: | ||
The main output signal of the DDS is the DAC output. Note that the output of the DDS may or may not have a DAC reconstruction filter after the balun on the evaluation board depending on the revision of the board. | The main output signal of the DDS is the DAC output. Note that the output of the DDS may or may not have a DAC reconstruction filter after the balun on the evaluation board depending on the revision of the board. | ||
==== Jumper Settings ==== | ==== Jumper Settings ==== | ||
- | The jumpers on the [[adi> | + | The jumpers on the evaluation board are factory set so that the board is ready to use with PC control. The software GUI operates the evaluation board in a serial interface only; however, you can also opt to use an alternative external control. Note that this user guide does not cover all aspects of externally controlling the evaluation board. |
- | If you tri-state the USB circuitry to drive the board externally, you must control all tri-stated inputs to the [[adi> | + | If you tri-state the USB circuitry to drive the board externally, you must control all tri-stated inputs to the [[adi> |
\\ | \\ | ||
Line 120: | Line 120: | ||
For external control | For external control | ||
- Set jumpers P203, P204, P205 to Disable. | - Set jumpers P203, P204, P205 to Disable. | ||
- | - Control the [[adi> | + | - Control the [[adi> |
==== External Header Connectors ==== | ==== External Header Connectors ==== | ||
- | The external I/O control headers provide a parallel or serial communication interface for the [[adi> | + | The external I/O control headers provide a parallel or serial communication interface for the [[adi> |
=== Disabling Software GUI Control === | === Disabling Software GUI Control === | ||
Disabling the ICs on the evaluation board allows operation of the board with an external serial or parallel control by configuring each buffer in its high impedance state by its nearby jumper. | Disabling the ICs on the evaluation board allows operation of the board with an external serial or parallel control by configuring each buffer in its high impedance state by its nearby jumper. | ||
==== USB Port ==== | ==== USB Port ==== | ||
- | When the part is under PC control (default mode), the evaluation board communicates with the [[adi> | + | When the part is under PC control (default mode), the evaluation board communicates with the [[adi> |
===== Modes of Operation ===== | ===== Modes of Operation ===== | ||
Line 132: | Line 132: | ||
====Profile Mode==== | ====Profile Mode==== | ||
- | In profile mode, the three DDS signal control parameters (frequency, phase offset, and amplitude scaling) are supplied directly from 1 of 8 internal profile registers. A profile is an independent register that contains all three control parameters. You can use a profile register to output a single tone frequency or use multiple preprogram profile registers and the profile pins to hop between frequencies, | + | In profile mode, the three DDS signal control parameters (frequency, phase offset, and amplitude scaling) are supplied directly from 1 of 8 internal profile registers. A profile is an independent register that contains all three control parameters. You can use a profile register to output a single tone frequency or use multiple preprogram profile registers and the profile pins to hop between frequencies, |
| | ||
- | | + | |
- | | + | |
| | ||
| | ||
Line 144: | Line 144: | ||
-View the DAC output single tone frequency performance via an oscilloscope or spectrum analyzer. | -View the DAC output single tone frequency performance via an oscilloscope or spectrum analyzer. | ||
- | To select a profile other than Profile 0, use the **Selected Profile** drop-down menu. Note that, unfortunately, | + | To select a profile other than Profile 0, use the **Selected Profile** drop-down menu. Note that, unfortunately, |
===Profile Data Entry=== | ===Profile Data Entry=== | ||
\\ <WRAP centeralign> | \\ <WRAP centeralign> | ||
Line 152: | Line 152: | ||
</ | </ | ||
- | The **Frequency** box is used to set the frequency generated by the DDS. The input values are in megahertz. Refer to the [[adi> | + | The **Frequency** box is used to set the frequency generated by the DDS. The input values are in megahertz. Refer to the data sheet for the acceptable range of output frequencies. |
The **Phase Offset** box controls the phase of the DDS output. The input is in degrees and can be changed from 0° to 360° with 16-bit resolution. | The **Phase Offset** box controls the phase of the DDS output. The input is in degrees and can be changed from 0° to 360° with 16-bit resolution. | ||
Line 215: | Line 215: | ||
===Control Tab=== | ===Control Tab=== | ||
- | The **Control** tab provides control of the internal PLL, parallel port, auxiliary functions, I/O control, power-down functions, output shift keying (OSK), clock calibration, | + | The **Control** tab provides control of the internal PLL, parallel port, auxiliary functions, I/O control, power-down functions, output shift keying (OSK), clock calibration, |
===Profiles Tab=== | ===Profiles Tab=== | ||
Line 225: | Line 225: | ||
===Sweep Tab=== | ===Sweep Tab=== | ||
- | Digital ramp generator (DRG) is synonymous with linear sweep. The ramp generation parameters in the **Sweep** tab allow you to control both the rising and falling slopes of the ramp, the upper and lower boundaries of the ramp, the step size and step rate of the rising portion of the ramp, and the step size and step rate of the falling portion of the ramp. This is digitally generated with a 32-bit output resolution that can be programmed to represent frequency, phase, or amplitude. Refer to the [[adi> | + | Digital ramp generator (DRG) is synonymous with linear sweep. The ramp generation parameters in the **Sweep** tab allow you to control both the rising and falling slopes of the ramp, the upper and lower boundaries of the ramp, the step size and step rate of the rising portion of the ramp, and the step size and step rate of the falling portion of the ramp. This is digitally generated with a 32-bit output resolution that can be programmed to represent frequency, phase, or amplitude. Refer to the data sheet for more information on DRG. |
===Modulus Tab=== | ===Modulus Tab=== | ||
- | The Modulus tab allows you to enable programmable modulus mode and to alter the frequency equation of the DDS core, making it possible to implement fractions that are not restricted to a power of 2 in the denominator. See the [[adi> | + | The Modulus tab allows you to enable programmable modulus mode and to alter the frequency equation of the DDS core, making it possible to implement fractions that are not restricted to a power of 2 in the denominator. See the data sheet for more details. |
===Debug Tab=== | ===Debug Tab=== | ||
- | The Debug tab provides complete direct access to the register map as well as control of many external pins. The Debug tab is intended for debugging issues with the [[adi> | + | The Debug tab provides complete direct access to the register map as well as control of many external pins. The Debug tab is intended for debugging issues with the [[adi> |