Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revision | Next revisionBoth sides next revision | ||
| resources:eval:ad9266-80ebz_ad9649-80ebz_ad9629-80ebz_ad9609-80ebz [21 Jan 2013 20:02] – incremental changes Doug Ito | resources:eval:ad9266-80ebz_ad9649-80ebz_ad9629-80ebz_ad9609-80ebz [13 May 2013 18:45] – remove html syntax Doug Ito | ||
|---|---|---|---|
| Line 14: | Line 14: | ||
| ===== Typical Measurement Setup ===== | ===== Typical Measurement Setup ===== | ||
| {{ : | {{ : | ||
| - | <html> < | + | <WRAP centeralign> |
| //Figure 1. Evaluation Board Connection—[[adi> | //Figure 1. Evaluation Board Connection—[[adi> | ||
| - | < | + | </WRAP> |
| ===== Helpful Documents ===== | ===== Helpful Documents ===== | ||
| Line 83: | Line 83: | ||
| \\ | \\ | ||
| {{ : | {{ : | ||
| - | <html> < | + | <WRAP centeralign> |
| //Figure 2. Default Jumper Connections for [[adi> | //Figure 2. Default Jumper Connections for [[adi> | ||
| - | < | + | </WRAP> \\ |
| ===== Evaluation Board Circuitry ===== | ===== Evaluation Board Circuitry ===== | ||
| Line 129: | Line 129: | ||
| ==== Setting up the ADC Data Capture ==== | ==== Setting up the ADC Data Capture ==== | ||
| After configuring the board, set up the ADC data capture using the following steps: | After configuring the board, set up the ADC data capture using the following steps: | ||
| - | - Open VisualAnalog on the connected PC (install from http:// | + | - Open VisualAnalog on the connected PC (install from http:// |
| - After the template is selected, a message might appear asking if the default configuration can be used to program the FPGA (see Figure 4). If this message appears, click **Yes**, and the window closes. | - After the template is selected, a message might appear asking if the default configuration can be used to program the FPGA (see Figure 4). If this message appears, click **Yes**, and the window closes. | ||
| - Select the template that corresponds to the type of testing that needs to be performed. **Average FFT** is a good first test to check ADC operation. Select **Yes** when VisualAnalog prompts for programming the FPGA. | - Select the template that corresponds to the type of testing that needs to be performed. **Average FFT** is a good first test to check ADC operation. Select **Yes** when VisualAnalog prompts for programming the FPGA. | ||
| - | - The **Done** LED should illuminate on the HSC-ADC-EVALCZ board indicating that the FPGA is correctly programmed. (If VisualAnalog does not prompt for programming the FPGA, select the **ADC Data Capture Settings** window and click on the **Capture Board** tab. In the FPGA box select **program** to configure the FPGA.)\\ {{ : | + | - The **Done** LED should illuminate on the HSC-ADC-EVALCZ board indicating that the FPGA is correctly programmed. (If VisualAnalog does not prompt for programming the FPGA, select the **ADC Data Capture Settings** window and click on the **Capture Board** tab. In the FPGA box select **program** to configure the FPGA.)\\ {{ : |
| - To change features to settings other than the default settings, click the **Expand Display** button, located on the right side of the window (see Figure 5), to display the window shown in Figure 6.\\ | - To change features to settings other than the default settings, click the **Expand Display** button, located on the right side of the window (see Figure 5), to display the window shown in Figure 6.\\ | ||
| - Change the features and capture settings by consulting the detailed instructions in the [[adi> | - Change the features and capture settings by consulting the detailed instructions in the [[adi> | ||
| - | <html> < | + | <WRAP centeralign>// |
| \\ | \\ | ||
| \\ | \\ | ||
| \\ | \\ | ||
| - | < | + | </WRAP>{{ : |
| - | <html> < | + | <WRAP centeralign>// |
| ===== Evaluation And Test ===== | ===== Evaluation And Test ===== | ||
| ==== Setting up the SPI Controller Software ==== | ==== Setting up the SPI Controller Software ==== | ||
| After the ADC data capture board setup is complete, set up the SPI controller software using the following procedure: | After the ADC data capture board setup is complete, set up the SPI controller software using the following procedure: | ||
| - | - Open the SPI controller software by going to the **Start** menu or by double-clicking the **SPIController** software desktop icon. If prompted for a configuration file, select the appropriate one. If not, check the title bar of the window to determine which configuration is loaded. If necessary, choose **Cfg Open** from the **File** menu and select the appropriate file based on your part type. Note that the **CHIP ID(1)** box should be filled to indicate whether the correct SPI controller configuration file is loaded (see Figure 7).{{ : | + | - Open the SPI controller software by going to the **Start** menu or by double-clicking the **SPIController** software desktop icon. If prompted for a configuration file, select the appropriate one. If not, check the title bar of the window to determine which configuration is loaded. If necessary, choose **Cfg Open** from the **File** menu and select the appropriate file based on your part type. Note that the **CHIP ID(1)** box should be filled to indicate whether the correct SPI controller configuration file is loaded (see Figure 7).{{ : |
| - | - Click the **New DUT** button in the **SPIController** window (see Figure 8).{{ : | + | - Click the **New DUT** button in the **SPIController** window (see Figure 8).{{ : |
| - | - In the **ADCBase 0** tab of the **SPIController** window, find the **CLOCK DIVIDE(B)** box (see Figure 9), and the **MODES(8)** box (see Figure 9). If using the clock divider, use the drop-down menu to select the correct clock divide ratio, as desired. If there is any interruption of the ADC clock during power-up or during operation, a digital reset may be needed to reinitialize the ADC (Figure 10). For additional information, | + | - In the **ADCBase 0** tab of the **SPIController** window, find the **CLOCK DIVIDE(B)** box (see Figure 9), and the **MODES(8)** box (see Figure 9). If using the clock divider, use the drop-down menu to select the correct clock divide ratio, as desired. If there is any interruption of the ADC clock during power-up or during operation, a digital reset may be needed to reinitialize the ADC (Figure 10). For additional information, |
| - Note that other settings can be changed on the **ADCBase 0 tab** (see Figure 9) to set up the part in the desired mode. See the appropriate part data sheet, the [[adi> | - Note that other settings can be changed on the **ADCBase 0 tab** (see Figure 9) to set up the part in the desired mode. See the appropriate part data sheet, the [[adi> | ||
| - | - Click the **Run** or **Continuous Run** button in the **VisualAnalog** toolbar (see Figure 11).{{ : | + | - Click the **Run** or **Continuous Run** button in the **VisualAnalog** toolbar (see Figure 11).{{ : |
| ==== Adjusting the Amplitude of the Input Signal ==== | ==== Adjusting the Amplitude of the Input Signal ==== | ||
| The next step is to adjust the amplitude of the input signal as follows: | The next step is to adjust the amplitude of the input signal as follows: | ||
| - | - Adjust the amplitude of the input signal so that the fundamental is at the desired level. Examine the **Fund Power** reading in the left panel of the **VisualAnalog Graph - AD9266 FFT** window (see Figure 12).{{ : | + | - Adjust the amplitude of the input signal so that the fundamental is at the desired level. Examine the **Fund Power** reading in the left panel of the **VisualAnalog Graph - AD9266 FFT** window (see Figure 12).{{ : |
| - Click the floppy disk icon within the **VisualAnalog Graph - AD9266 FFT** window to save the performance data as a .csv formatted file for plotting or analysis. | - Click the floppy disk icon within the **VisualAnalog Graph - AD9266 FFT** window to save the performance data as a .csv formatted file for plotting or analysis. | ||
| ===== Troubleshooting Tips ===== | ===== Troubleshooting Tips ===== | ||
resources/eval/ad9266-80ebz_ad9649-80ebz_ad9629-80ebz_ad9609-80ebz.txt · Last modified: 04 May 2016 17:28 by Doug Ito