| Both sides previous revisionPrevious revision | Next revisionBoth sides next revision |
| resources:alliances:altera [22 May 2013 13:45] – Correct AD7262's preface Istvan Csomortani | resources:alliances:altera [12 Jun 2013 14:23] – Change the page link for AD7091 Istvan Csomortani |
|---|
| ^ Part Number / Purchase ^ Description ^ ADI Parts ^ | ^ Part Number / Purchase ^ Description ^ ADI Parts ^ |
| ^ ^ Analog to Digital Converters ^ ^ | ^ ^ Analog to Digital Converters ^ ^ |
| | [[adi>EVAL-AD7091SDZ]] | {{/resources/fpga/altera/bemicro/ad7091r_bemicro.jpg?150 }} **Reference Design:** [[/resources/fpga/altera/bemicro/ad7091R|ADI Reference Design]] \\ \\ The AD7091 is a 12-bit successive approximation register analog-to-digital converter (SAR ADC) that offers ultralow power consumption (typically 367 μA at 3 V and 1 MSPS) while achieving fast throughput rates (1 MSPS with a 50 MHz SCLK). The AD7091 operates from a single 2.09 V to 5.25 V power supply. The AD7091 also features an on-chip conversion clock and a high speed serial interface. | [[adi>AD7091]] | | | [[adi>EVAL-AD7091SDZ]] | {{/resources/fpga/altera/bemicro/ad7091_bemicro.jpg?150 }} **Reference Design:** [[/resources/fpga/altera/bemicro/ad7091|ADI Reference Design]] \\ \\ The AD7091 is a 12-bit successive approximation register analog-to-digital converter (SAR ADC) that offers ultralow power consumption (typically 367 μA at 3 V and 1 MSPS) while achieving fast throughput rates (1 MSPS with a 50 MHz SCLK). The AD7091 operates from a single 2.09 V to 5.25 V power supply. The AD7091 also features an on-chip conversion clock and a high speed serial interface. | [[adi>AD7091]] | |
| | [[adi>EVAL-AD7091RSDZ]] | {{/resources/fpga/altera/bemicro/ad7091r_bemicro.jpg?150 }} **Reference Design:** [[/resources/fpga/altera/bemicro/ad7091R|ADI Reference Design]] \\ \\ The AD7091R is a 12-bit successive approximation analog-to-digital converter (ADC) that offers ultralow power consumption (typically 349 µA at 3 V and 1 MSPS) while achieving fast throughput rates (1 MSPS with a 50 MHz SCLK). Operating from a single 2.7 V to 5.25 V power supply, the part contains a wide bandwidth track-and-hold amplifier that can handle input frequencies in excess of 7 MHz. The AD7091R also features an on-chip conversion clock, accurate reference, and high speed serial interface. | [[adi>AD7091R]] | | | [[adi>EVAL-AD7091RSDZ]] | {{/resources/fpga/altera/bemicro/ad7091r_bemicro.jpg?150 }} **Reference Design:** [[/resources/fpga/altera/bemicro/ad7091R|ADI Reference Design]] \\ \\ The AD7091R is a 12-bit successive approximation analog-to-digital converter (ADC) that offers ultralow power consumption (typically 349 µA at 3 V and 1 MSPS) while achieving fast throughput rates (1 MSPS with a 50 MHz SCLK). Operating from a single 2.7 V to 5.25 V power supply, the part contains a wide bandwidth track-and-hold amplifier that can handle input frequencies in excess of 7 MHz. The AD7091R also features an on-chip conversion clock, accurate reference, and high speed serial interface. | [[adi>AD7091R]] | |
| | [[adi>EVAL-AD7176-2SDZ]] | {{/resources/fpga/altera/bemicro/ad7176_2_bemicro.jpg?150 }} **Reference Design:** [[/resources/fpga/altera/bemicro/ad7176_2|ADI Reference Design]] \\ \\ The AD7176-2 is a fast settling, highly accurate, high resolution, multiplexed S-? analog-to-digital converter (ADC) for low band-width input signals. Its inputs can be configured as two fully differential or four pseudo differential inputs via the integrated crosspoint multiplexer. An integrated precision, 2.5 V, low drift (2 ppm/°C), band gap internal reference (with an output reference buffer) adds functionality and reduces the external component count. The maximum channel scan data rate is 50 kSPS (with a settling time of 20 µs), resulting in fully settled data of 17 noise free bits. User-selectable output data rates range from 5 SPS to 250 kSPS. The resolution increases at lower speeds. The AD7176-2 offers three key digital filters. The fast settling filter maximizes the channel scan rate. The Sinc3 filter maximizes the resolution for single-channel, low speed applications. For 50 Hz and 60 Hz environments, the AD7176-2 specific filter minimizes the settling times or maximizes the rejection of the line frequency. These enhanced filters enable simultaneous 50 Hz and 60 Hz rejec-tion with a 27 SPS output data rate (with a settling time of 36 ms). | [[adi>AD7176-2]] | | | [[adi>EVAL-AD7176-2SDZ]] | {{/resources/fpga/altera/bemicro/ad7176_2_bemicro.jpg?150 }} **Reference Design:** [[/resources/fpga/altera/bemicro/ad7176_2|ADI Reference Design]] \\ \\ The AD7176-2 is a fast settling, highly accurate, high resolution, multiplexed S-? analog-to-digital converter (ADC) for low band-width input signals. Its inputs can be configured as two fully differential or four pseudo differential inputs via the integrated crosspoint multiplexer. An integrated precision, 2.5 V, low drift (2 ppm/°C), band gap internal reference (with an output reference buffer) adds functionality and reduces the external component count. The maximum channel scan data rate is 50 kSPS (with a settling time of 20 µs), resulting in fully settled data of 17 noise free bits. User-selectable output data rates range from 5 SPS to 250 kSPS. The resolution increases at lower speeds. The AD7176-2 offers three key digital filters. The fast settling filter maximizes the channel scan rate. The Sinc3 filter maximizes the resolution for single-channel, low speed applications. For 50 Hz and 60 Hz environments, the AD7176-2 specific filter minimizes the settling times or maximizes the rejection of the line frequency. These enhanced filters enable simultaneous 50 Hz and 60 Hz rejec-tion with a 27 SPS output data rate (with a settling time of 36 ms). | [[adi>AD7176-2]] | |
