**AD9625 Evaluation Board**

**Quick Start Guide**

**One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 •** [**www.analog.com**](http://www.analog.com/)

**Quick Start Guide for testing the AD9625 ADC Evaluation Board using the FPGA**

**based Capture Board (HSC-ADC-EVALEZ)**

**TYPICAL SETUP**

****

*Figure 1. AD9625 Evaluation Board (Left) and HSC-ADC-EVALEZ Data Capture Board (Right)*

**EQUIPMENT NEEDED**

• AC to 12V DC power supplies (2)

• Analog signal source, anti-aliasing filter and SMA cable.

• Analog Clock source and SMA cable.

• PC running Windows

• USB 2.0 cable

• AD9625 Evaluation Board

• HSC-ADC-EVALEZ FPGA Based Data Capture Board

**HELPFUL DOCUMENTS**

• AD9625 Datasheet

• VisualAnalog Converter Evaluation Tool User Manual, AN-905

• High Speed ADC SPI Control Software User Manual, AN-878

• Interfacing to High Speed ADCs via SPI, AN-877

Rev.1 Page 1of 2

**AD9625 Quick Start Guide**

**SOFTWARE NEEDED**

• VisualAnalog

• SPIController

**ANALOG OPTION**

• Single-Ended to Differential Balun input to AD9625

All documents and software are available at [http://www.analog.com/fifo.](http://www.analog.com/fifo)

For any questions please send an email to highspeed.converters@analog.com.

**TESTING**

1. Connect the AD9625 evaluation board and the HSC-ADC-EVALEZ board together with the FMC connector as shown in Figure 1.

 Do not change any jumper settings on the evaluation board.

3. Connect one12V AC/DC power supply to HSC-ADC-EVALDZ and one12V AC/DC power supply to the AD9625 evaluation board.

4. Connect the HSC-ADC-EVALEZ board to the PC with a USB cable.

5. Provide a clean, low-jitter source to the clock input. The input clock level at the connector should be between 500 and

 2000mVpp. For optimum performance, the clock power at the board input connector should be 17dBm.

6. Open the VisualAnalog software tool on the PC.

7. Select Single->AD9625 and the template that corresponds to the type of testing that needs to be performed (i.e. FFT).

8. Select the ADC Data Capture Settings window and click on the ‘Capture Board’ tab. In the FPGA box select program to configure the FPGA.

9. On the ADC evaluation board, use a clean signal generator with low phase noise to provide an analog input signal.

10. Open the SPIController software tool on the PC. Click ‘ignore’ if you see the “CONFIGURATION FILE ERROR”. Check the title bar of the window to see which configuration is loaded. If necessary, choose “Cfg Open” from the “File” menu and select the AD9625 configuration file.

11. Click the New DUT button (  ) in SPI Controller. Click the “Reset” button in the Global tab of SPI Controller.

12. Ensure that the encode clock is running. Based on the desired sample clock rate, select the appropriate Quick Configuration

 Value from the table below. The default case is ‘Generic 8 lane’. Select the trim value in register 0x121[1:0].

|  |  |
| --- | --- |
| **Quick Configuration Value1** | **Sample Clock** |
| **(Min MSPS)** | **(Max MSPS)** |
| Generic: 2 lanes | 330 | 650 |
| Generic: 4 lanes | 650 | 1300 |
| Generic: 8 lanes | 1300 | 2500 |

1 The Quick Configuration Value is set in register 0x5E at the top of the ADCBase1 tab in the SPIController tool.

| Bit No. | Access | Bit Description - Select trim setting, based on sample rate: |
| --- | --- | --- |
| 0x121 [1:0] | RW | 00 = Trim 0: for 2.5GSPS encode rate (default for AD9625-2.5) |
| 01 = Trim 1: for 2.4GSPS to 2.5GSPS encode rate |
| 10 = Trim 2: for 2.2GSPS to 2.4GSPS encode rate |
| 11 = Trim 3: for 330MSPS to 2.2GSPS encode rate (default for AD9625-2.0) |

 13. Click the Run button or Continuous Run button  in VisualAnalog.

14. Adjust the amplitude of the input signal so that the fundamental is at the desired level. (Examine the “Fund Power” reading in the left panel of the VisualAnalog FFT window.)

15. If desired, click on File>Save Form as in the FFT window to save the FFT plot.

Rev.1 Page 2 of 2